SN74LVC574

更新时间： 2024-09-29 05:16:59

品牌	Logo	应用领域
德州仪器 - TI		触发器输出元件
页数	文件大小	规格书
5页	72K
描述
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN74LVC574 数据手册

SN74LVC574

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP

WITH 3-STATE OUTPUTS

SCAS301 – JANUARY 1993 – REVISED MARCH 1994

DB, DW, OR PW PACKAGE

(TOP VIEW)

• EPIC (Enhanced-Performance Implanted

CMOS) Submicron Process

• Typical V

(Output Ground Bounce)

OLP

< 0.8 V at V

= 3.3 V, T = 25°C

• Typical V

(Output V

Undershoot)

OHV

> 2 V at V

= 3.3 V, T = 25°C

• Package Options Include Plastic

Small-Outline (DW), Shrink Small-Outline

(DB), and Thin Shrink Small-Outline (PW)

Packages

13 7Q

12 8Q

description

GND

CLK

This octal edge-triggered D-type flip-flop is

designed for 2.7-V to 3.6-V V operation.

The SN74LVC574 features 3-state outputs designed specifically for driving highly capacitive or relatively

low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus

drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels that were set up at

the data (D) inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high

or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive

the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus

lines without need for interface or pullup components.

The output-enable (OE) input does not affect the internal operations of the flip-flops. Old data can be retained

or new data can be entered while the outputs are in the high-impedance state.

The SN74LVC574 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE

(each flip-flop)

INPUTS

OUTPUT

CLK

↑

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or

design phase of development. Characteristic data and other

specifications are design goals. Texas Instruments reserves the right to

change or discontinue these products without notice.

7–1

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5

中文翻译

下载PDF

与SN74LVC574相关器件

型号	品牌	获取价格	描述	数据表
SN74LVC574A	TI	获取价格	OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74LVC574ADB	TI	获取价格	OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74LVC574ADBLE	TI	获取价格	OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74LVC574ADBR	TI	获取价格	OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74LVC574ADBRE4	TI	获取价格	OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74LVC574ADBRG4	TI	获取价格	OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74LVC574ADGVR	TI	获取价格	OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74LVC574ADGVRE4	TI	获取价格	OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74LVC574ADGVRG4	TI	获取价格	OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74LVC574ADW	TI	获取价格	OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

与SN74LVC574相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

24
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

22
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

21
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

33

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LVC574

SN74LVC574 数据手册

与SN74LVC574相关器件

与SN74LVC574相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LVC574

SN74LVC574 数据手册

与SN74LVC574相关器件

与SN74LVC574相关文章

您还可以找

您在本页遇到什么问题？