5秒后页面跳转
SN74LVC32245 PDF预览

SN74LVC32245

更新时间: 2024-11-03 22:54:11
品牌 Logo 应用领域
德州仪器 - TI 总线收发器输出元件
页数 文件大小 规格书
9页 264K
描述
32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SN74LVC32245 数据手册

 浏览型号SN74LVC32245的Datasheet PDF文件第2页浏览型号SN74LVC32245的Datasheet PDF文件第3页浏览型号SN74LVC32245的Datasheet PDF文件第4页浏览型号SN74LVC32245的Datasheet PDF文件第5页浏览型号SN74LVC32245的Datasheet PDF文件第6页浏览型号SN74LVC32245的Datasheet PDF文件第7页 
SN74LVC32245  
32-BIT BUS TRANSCEIVER  
WITH 3-STATE OUTPUTS  
SCES343D – OCTOBER 2000 – REVISED JULY 2003  
Member of the Texas Instruments  
Widebus+ Family  
Typical V  
(Output V  
Undershoot)  
OHV  
OH  
>2 V at V  
= 3.3 V, T = 25°C  
CC  
A
Operates From 1.65 V to 3.6 V  
Inputs Accept Voltages to 5.5 V  
I
Supports Partial-Power-Down Mode  
off  
Operation  
Supports Mixed-Mode Signal Operation on  
All Ports (5-V Input/Output Voltage With  
Max t of 4 ns at 3.3 V  
pd  
Typical V  
<0.8 V at V  
(Output Ground Bounce)  
= 3.3 V, T = 25°C  
OLP  
3.3-V V  
)
CC  
CC  
A
description/ordering information  
This 32-bit noninverting bus transceiver is designed for 1.65-V to 3.6-V V  
operation.  
CC  
The SN74LVC32245 is designed for asynchronous communication between data buses. The control-function  
implementation minimizes external timing requirements.  
This device can be used as four 8-bit transceivers, two 16-bit transceivers, or one 32-bit transceiver. It allows  
data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at  
the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the  
buses are effectively isolated.  
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators  
in a mixed 3.3-V/5-V system environment.  
This device is fully specified for partial-power-down applications using I . The I circuitry disables the outputs,  
off  
off  
preventing damaging current backflow through the device when it is powered down.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
LFBGA – GKE  
LFBGA – ZKE (Pb-free)  
SN74LVC32245GKER  
SN74LVC32245ZKER  
–40°C to 85°C  
Tape and reel  
NC245  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines  
are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus+ is a trademark of Texas Instruments.  
Copyright 2003, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN74LVC32245相关器件

型号 品牌 获取价格 描述 数据表
SN74LVC32245GKER TI

获取价格

32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74LVC32245ZKER TI

获取价格

32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74LVC32373A TI

获取价格

32-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74LVC32373AGKER TI

获取价格

32-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74LVC32373AZKER TI

获取价格

32-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74LVC32374A TI

获取价格

32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVC32374AGKER TI

获取价格

32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVC32374AZKER TI

获取价格

32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVC32A TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-OR GATES
SN74LVC32AD TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-OR GATES