5秒后页面跳转
SN74LVC2G126 PDF预览

SN74LVC2G126

更新时间: 2024-11-22 23:06:23
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
13页 333K
描述
DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS

SN74LVC2G126 数据手册

 浏览型号SN74LVC2G126的Datasheet PDF文件第2页浏览型号SN74LVC2G126的Datasheet PDF文件第3页浏览型号SN74LVC2G126的Datasheet PDF文件第4页浏览型号SN74LVC2G126的Datasheet PDF文件第5页浏览型号SN74LVC2G126的Datasheet PDF文件第6页浏览型号SN74LVC2G126的Datasheet PDF文件第7页 
ꢀꢁ ꢂꢃ ꢄꢅ ꢆꢇ ꢈ ꢉꢇ ꢊ  
ꢋꢌꢍ ꢄ ꢎꢌꢀ ꢎꢌꢏ ꢏ ꢐ ꢑ ꢈ ꢍꢒꢐ  
ꢓ ꢔꢒ ꢕ ꢖ ꢗꢀꢒꢍꢒ ꢐ ꢘ ꢌꢒ ꢙꢌ ꢒꢀ  
SCES205H − APRIL 1999 − REVISED SEPTEMBER 2003  
DCT OR DCU PACKAGE  
(TOP VIEW)  
D
Available in the Texas Instruments  
NanoStarand NanoFreePackages  
D
D
D
D
D
D
Supports 5-V V  
Operation  
CC  
1OE  
1A  
2Y  
V
CC  
2OE  
1Y  
2A  
1
2
3
4
8
7
6
5
Inputs Accept Voltages to 5.5 V  
Max t of 4 ns at 3.3 V  
pd  
Low Power Consumption, 10-µA Max I  
GND  
CC  
24-mA Output Drive at 3.3 V  
YEA, YEP, YZA, OR YZP PACKAGE  
(BOTTOM VIEW)  
Typical V  
<0.8 V at V  
(Output Ground Bounce)  
= 3.3 V, T = 25°C  
OLP  
CC  
A
D
D
D
D
Typical V  
(Output V  
Undershoot)  
4 5  
3 6  
2 7  
1 8  
GND  
2Y  
1A  
2A  
1Y  
2OE  
OHV  
OH  
>2 V at V  
= 3.3 V, T = 25°C  
CC  
A
I
Supports Partial-Power-Down Mode  
off  
1OE  
V
Operation  
CC  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
ESD Protection Exceeds JESD 22  
− 2000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
− 1000-V Charged-Device Model (C101)  
description/ordering information  
This dual bus buffer gate is designed for 1.65-V to 5.5-V V  
operation.  
CC  
NanoStarand NanoFreepackage technology is a major breakthrough in IC packaging concepts, using the  
die as the package.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
T
A
PACKAGE  
NanoStar− WCSP (DSBGA)  
0.17-mm Small Bump − YEA  
SN74LVC2G126YEAR  
SN74LVC2G126YZAR  
SN74LVC2G126YEPR  
SN74LVC2G126YZPR  
NanoFree− WCSP (DSBGA)  
0.17-mm Small Bump − YZA (Pb-free)  
Reel of 3000  
_ _ _CN_  
NanoStar− WCSP (DSBGA)  
0.23-mm Large Bump − YEP  
−40°C to 85°C  
NanoFree− WCSP (DSBGA)  
0.23-mm Large Bump − YZP (Pb-free)  
SSOP − DCT  
Reel of 3000  
Reel of 3000  
SN74LVC2G126DCTR  
SN74LVC2G126DCUR  
C26_ _ _  
C26_  
VSSOP − DCU  
Reel of 250  
SN74LVC2G126DCUT  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site.  
DCU: The actual top-side marking has one additional character that designates the assembly/test site.  
YEA/YZA,YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code,  
and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition  
(1 = SnPb, = Pb-free).  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
NanoStar and NanoFree are trademarks of Texas Instruments.  
ꢒꢥ  
Copyright 2003, Texas Instruments Incorporated  
ꢡ ꢥ ꢢ ꢡꢚ ꢛꢯ ꢝꢜ ꢠ ꢨꢨ ꢦꢠ ꢞ ꢠ ꢟ ꢥ ꢡ ꢥ ꢞ ꢢ ꢪ  
ꢢꢚ  
ꢠꢞ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN74LVC2G126相关器件

型号 品牌 获取价格 描述 数据表
SN74LVC2G126_08 TI

获取价格

DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC2G126BDCT TI

获取价格

LVC/LCX/Z SERIES, DUAL 1-BIT DRIVER, TRUE OUTPUT, PDSO8
SN74LVC2G126DCT TI

获取价格

LVC/LCX/Z SERIES, DUAL 1-BIT DRIVER, TRUE OUTPUT, PDSO8, PLASTIC, TSSOP-8
SN74LVC2G126DCTR TI

获取价格

DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC2G126DCU TI

获取价格

LVC/LCX/Z SERIES, DUAL 1-BIT DRIVER, TRUE OUTPUT, PDSO8, PLASTIC, TSSOP-8
SN74LVC2G126DCUR TI

获取价格

DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC2G126DCUT TI

获取价格

DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC2G126-EP TI

获取价格

具有三态输出的增强型产品 2 通道、1.65V 至 5.5V 缓冲器
SN74LVC2G126YEAR TI

获取价格

DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC2G126YEPR TI

获取价格

DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS