5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN74LVC2G125YEPR
SN74LVC2G125YEPR PDF预览

SN74LVC2G125YEPR

更新时间： 2024-11-22 22:19:11
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器逻辑集成电路输出元件
页数 文件大小 规格书
13页 344K
描述
DUAL BUS BUFFER GATE WITH 3 STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74LVC2G125YEPR 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：BGA包装说明：DSBGA-8
针数：8Reach Compliance Code：not_compliant
HTS代码：8542.39.00.01Factory Lead Time：1 week
风险等级：5.44Is Samacsys：N
控制类型：ENABLE LOW系列：LVC/LCX/Z
JESD-30 代码：R-PBGA-B8长度：1.9 mm
负载电容（CL）：50 pF逻辑集成电路类型：BUS DRIVER
最大I（ol）：0.024 A位数：1
功能数量：2端口数量：2
端子数量：8最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：VFBGA封装等效代码：BGA8,2X4,20
封装形状：RECTANGULAR封装形式：GRID ARRAY, VERY THIN PROFILE, FINE PITCH
包装方法：TAPE AND REEL峰值回流温度（摄氏度）：NOT SPECIFIED
电源：3.3 VProp。Delay @ Nom-Sup：4.3 ns
传播延迟（tpd）：9.1 ns认证状态：Not Qualified
座面最大高度：0.5 mm子类别：Bus Driver/Transceivers
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：1.65 V
标称供电电压 (Vsup)：1.8 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子形式：BALL端子节距：0.5 mm
端子位置：BOTTOM处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：0.9 mmBase Number Matches：1

SN74LVC2G125YEPR 数据手册

 浏览型号SN74LVC2G125YEPR的Datasheet PDF文件第2页浏览型号SN74LVC2G125YEPR的Datasheet PDF文件第3页浏览型号SN74LVC2G125YEPR的Datasheet PDF文件第4页浏览型号SN74LVC2G125YEPR的Datasheet PDF文件第5页浏览型号SN74LVC2G125YEPR的Datasheet PDF文件第6页浏览型号SN74LVC2G125YEPR的Datasheet PDF文件第7页 
SN74LVC2G125  
DUAL BUS BUFFER GATE  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCES204K–APRIL 1999–REVISED JUNE 2005  
FEATURES  
DCT OR DCU PACKAGE  
(TOP VIEW)  
•
Available in the Texas Instruments  
NanoStar™ and NanoFree™ Packages  
1OE  
1A  
2Y  
V
CC  
1
2
3
4
8
7
6
5
•
•
•
•
•
•
Supports 5-V VCC Operation  
2OE  
1Y  
2A  
Inputs Accept Voltages to 5.5 V  
Max tpd of 4.3 ns at 3.3 V  
GND  
Low Power Consumption, 10-µA Max ICC  
±24-mA Output Drive at 3.3 V  
YEA, YEP, YZA, OR YZP PACKAGE  
(BOTTOM VIEW)  
Typical VOLP (Output Ground Bounce)  
<0.8 V at VCC = 3.3 V, TA = 25°C  
4
3
2
1
5
6
7
8
GND  
2Y  
2A  
1Y  
•
•
•
•
Typical VOHV (Output VOH Undershoot)  
>2 V at VCC = 3.3 V, TA = 25°C  
1A  
1OE  
2OE  
Ioff Supports Partial-Power-Down Mode  
Operation  
V
CC  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
– 1000-V Charged-Device Model (C101)  
DESCRIPTION/ORDERING INFORMATION  
The SN74LVC2G125 is a dual bus buffer gate, designed for 1.65-V to 5.5-V VCC operation. This device features  
dual line drivers with 3-state outputs. The outputs are disabled when the associated output-enable (OE) input is  
high.  
NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the  
die as the package.  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
ORDERABLE PART NUMBER TOP-SIDE MARKING(2)  
NanoStar™ – WCSP (DSBGA)  
0.17-mm Small Bump – YEA  
SN74LVC2G125YEAR  
NanoFree™ – WCSP (DSBGA)  
0.17-mm Small Bump – YZA (Pb-free)  
SN74LVC2G125YZAR  
_ _ _CM_  
Reel of 3000  
NanoStar™ – WCSP (DSBGA)  
0.23-mm Large Bump – YEP  
SN74LVC2G125YEPR  
–40°C to 85°C  
NanoFree™ – WCSP (DSBGA)  
0.23-mm Large Bump – YZP (Pb-free)  
SN74LVC2G125YZPR  
SSOP – DCT  
Reel of 3000  
Reel of 3000  
Reel of 250  
SN74LVC2G125DCTR  
SN74LVC2G125DCUR  
SN74LVC2G125DCUT  
C25_ _ _  
C25_  
VSSOP – DCU  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
(2) DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site.  
DCU: The actual top-side marking has one additional character that designates the assembly/test site.  
YEA/YZA, YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one  
following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
NanoStar, NanoFree are trademarks of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1999–2005, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
1234567...13

中文翻译

下载PDF

SN74LVC2G125YEPR 替代型号

型号 品牌 替代类型 描述 数据表
SN74LVC2G125YZPR TI

功能相似

 DUAL BUS BUFFER GATE WITH 3 STATE OUTPUTS
SN74LVC2G125YEAR TI

功能相似

 DUAL BUS BUFFER GATE WITH 3 STATE OUTPUTS
SN74LVC2G125YZAR TI

功能相似

 DUAL BUS BUFFER GATE WITH 3 STATE OUTPUTS

与SN74LVC2G125YEPR相关器件

型号 品牌 获取价格 描述 数据表
SN74LVC2G125YZAR TI

获取价格

 		DUAL BUS BUFFER GATE WITH 3 STATE OUTPUTS
SN74LVC2G125YZPR TI

获取价格

 		DUAL BUS BUFFER GATE WITH 3 STATE OUTPUTS
SN74LVC2G126 TI

获取价格

 		DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC2G126_08 TI

获取价格

 		DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC2G126BDCT TI

获取价格

 		LVC/LCX/Z SERIES, DUAL 1-BIT DRIVER, TRUE OUTPUT, PDSO8
SN74LVC2G126DCT TI

获取价格

 		LVC/LCX/Z SERIES, DUAL 1-BIT DRIVER, TRUE OUTPUT, PDSO8, PLASTIC, TSSOP-8
SN74LVC2G126DCTR TI

获取价格

 		DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC2G126DCU TI

获取价格

 		LVC/LCX/Z SERIES, DUAL 1-BIT DRIVER, TRUE OUTPUT, PDSO8, PLASTIC, TSSOP-8
SN74LVC2G126DCUR TI

获取价格

 		DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC2G126DCUT TI

获取价格

 		DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS

与SN74LVC2G125YEPR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证