5秒后页面跳转
SN74LVC2G125DCUT PDF预览

SN74LVC2G125DCUT

更新时间: 2024-11-18 23:06:23
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
13页 344K
描述
DUAL BUS BUFFER GATE WITH 3 STATE OUTPUTS

SN74LVC2G125DCUT 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:VSSOP-8针数:8
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:6 weeks
风险等级:0.91Is Samacsys:N
控制类型:ENABLE LOW计数方向:UNIDIRECTIONAL
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-G8
JESD-609代码:e4长度:2.3 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.032 A湿度敏感等级:1
位数:1功能数量:2
端口数量:2端子数量:8
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:VSSOP
封装等效代码:TSSOP8,.12,20封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH包装方法:TR
峰值回流温度(摄氏度):260电源:3.3 V
最大电源电流(ICC):0.01 mAProp。Delay @ Nom-Sup:4.3 ns
传播延迟(tpd):9.1 ns认证状态:Not Qualified
座面最大高度:0.9 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:2 mm
Base Number Matches:1

SN74LVC2G125DCUT 数据手册

 浏览型号SN74LVC2G125DCUT的Datasheet PDF文件第2页浏览型号SN74LVC2G125DCUT的Datasheet PDF文件第3页浏览型号SN74LVC2G125DCUT的Datasheet PDF文件第4页浏览型号SN74LVC2G125DCUT的Datasheet PDF文件第5页浏览型号SN74LVC2G125DCUT的Datasheet PDF文件第6页浏览型号SN74LVC2G125DCUT的Datasheet PDF文件第7页 
SN74LVC2G125  
DUAL BUS BUFFER GATE  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCES204KAPRIL 1999REVISED JUNE 2005  
FEATURES  
DCT OR DCU PACKAGE  
(TOP VIEW)  
Available in the Texas Instruments  
NanoStar™ and NanoFree™ Packages  
1OE  
1A  
2Y  
V
CC  
1
2
3
4
8
7
6
5
Supports 5-V VCC Operation  
2OE  
1Y  
2A  
Inputs Accept Voltages to 5.5 V  
Max tpd of 4.3 ns at 3.3 V  
GND  
Low Power Consumption, 10-µA Max ICC  
±24-mA Output Drive at 3.3 V  
YEA, YEP, YZA, OR YZP PACKAGE  
(BOTTOM VIEW)  
Typical VOLP (Output Ground Bounce)  
<0.8 V at VCC = 3.3 V, TA = 25°C  
4
3
2
1
5
6
7
8
GND  
2Y  
2A  
1Y  
Typical VOHV (Output VOH Undershoot)  
>2 V at VCC = 3.3 V, TA = 25°C  
1A  
1OE  
2OE  
Ioff Supports Partial-Power-Down Mode  
Operation  
V
CC  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
– 1000-V Charged-Device Model (C101)  
DESCRIPTION/ORDERING INFORMATION  
The SN74LVC2G125 is a dual bus buffer gate, designed for 1.65-V to 5.5-V VCC operation. This device features  
dual line drivers with 3-state outputs. The outputs are disabled when the associated output-enable (OE) input is  
high.  
NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the  
die as the package.  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
ORDERABLE PART NUMBER TOP-SIDE MARKING(2)  
NanoStar™ – WCSP (DSBGA)  
0.17-mm Small Bump – YEA  
SN74LVC2G125YEAR  
NanoFree™ – WCSP (DSBGA)  
0.17-mm Small Bump – YZA (Pb-free)  
SN74LVC2G125YZAR  
_ _ _CM_  
Reel of 3000  
NanoStar™ – WCSP (DSBGA)  
0.23-mm Large Bump – YEP  
SN74LVC2G125YEPR  
–40°C to 85°C  
NanoFree™ – WCSP (DSBGA)  
0.23-mm Large Bump – YZP (Pb-free)  
SN74LVC2G125YZPR  
SSOP – DCT  
Reel of 3000  
Reel of 3000  
Reel of 250  
SN74LVC2G125DCTR  
SN74LVC2G125DCUR  
SN74LVC2G125DCUT  
C25_ _ _  
C25_  
VSSOP – DCU  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
(2) DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site.  
DCU: The actual top-side marking has one additional character that designates the assembly/test site.  
YEA/YZA, YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one  
following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, = Pb-free).  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
NanoStar, NanoFree are trademarks of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1999–2005, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  

SN74LVC2G125DCUT 替代型号

型号 品牌 替代类型 描述 数据表
74LVC2G125DCURG4 TI

类似代替

DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
74LVC2G125DCUTG4 TI

类似代替

DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC2G125DCUR TI

类似代替

DUAL BUS BUFFER GATE WITH 3 STATE OUTPUTS

与SN74LVC2G125DCUT相关器件

型号 品牌 获取价格 描述 数据表
SN74LVC2G125DCUTE4 TI

获取价格

IC,BUFFER/DRIVER,SINGLE,2-BIT,LCX/LVC-CMOS,TSSOP,8PIN,PLASTIC
SN74LVC2G125-Q1 TI

获取价格

DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC2G125YEAR TI

获取价格

DUAL BUS BUFFER GATE WITH 3 STATE OUTPUTS
SN74LVC2G125YEPR TI

获取价格

DUAL BUS BUFFER GATE WITH 3 STATE OUTPUTS
SN74LVC2G125YZAR TI

获取价格

DUAL BUS BUFFER GATE WITH 3 STATE OUTPUTS
SN74LVC2G125YZPR TI

获取价格

DUAL BUS BUFFER GATE WITH 3 STATE OUTPUTS
SN74LVC2G126 TI

获取价格

DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC2G126_08 TI

获取价格

DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC2G126BDCT TI

获取价格

LVC/LCX/Z SERIES, DUAL 1-BIT DRIVER, TRUE OUTPUT, PDSO8
SN74LVC2G126DCT TI

获取价格

LVC/LCX/Z SERIES, DUAL 1-BIT DRIVER, TRUE OUTPUT, PDSO8, PLASTIC, TSSOP-8