5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 触发器/锁存器> SN74LVC1G80YZAR
SN74LVC1G80YZAR PDF预览

SN74LVC1G80YZAR

更新时间： 2024-09-30 22:08:39
品牌 Logo 应用领域
德州仪器 - TI 触发器锁存器逻辑集成电路
页数 文件大小 规格书
22页 653K
描述
SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

阅读下载

中文翻译

获取价格

SN74LVC1G80YZAR 技术参数

是否Rohs认证：符合生命周期：Obsolete
零件包装代码：DSBGA包装说明：VFBGA, BGA5,2X3,20
针数：5Reach Compliance Code：compliant
HTS代码：8542.39.00.01Factory Lead Time：1 week
风险等级：8.21Is Samacsys：N
系列：LVC/LCX/ZJESD-30 代码：R-XBGA-B5
长度：1.4 mm负载电容（CL）：50 pF
逻辑集成电路类型：D FLIP-FLOP最大I（ol）：0.024 A
位数：1功能数量：1
端子数量：5最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE
输出极性：INVERTED封装主体材料：UNSPECIFIED
封装代码：VFBGA封装等效代码：BGA5,2X3,20
封装形状：RECTANGULAR封装形式：GRID ARRAY, VERY THIN PROFILE, FINE PITCH
包装方法：TAPE AND REEL峰值回流温度（摄氏度）：NOT SPECIFIED
电源：3.3 V传播延迟（tpd）：9.9 ns
认证状态：Not Qualified座面最大高度：0.5 mm
子类别：FF/Latches最大供电电压 (Vsup)：5.5 V
最小供电电压 (Vsup)：1.65 V标称供电电压 (Vsup)：1.8 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子形式：BALL
端子节距：0.5 mm端子位置：BOTTOM
处于峰值回流温度下的最长时间：NOT SPECIFIED触发器类型：POSITIVE EDGE
宽度：0.9 mm最小 fmax：160 MHz
Base Number Matches：1

SN74LVC1G80YZAR 数据手册

 浏览型号SN74LVC1G80YZAR的Datasheet PDF文件第2页浏览型号SN74LVC1G80YZAR的Datasheet PDF文件第3页浏览型号SN74LVC1G80YZAR的Datasheet PDF文件第4页浏览型号SN74LVC1G80YZAR的Datasheet PDF文件第5页浏览型号SN74LVC1G80YZAR的Datasheet PDF文件第6页浏览型号SN74LVC1G80YZAR的Datasheet PDF文件第7页 
SN74LVC1G80  
SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP  
www.ti.com  
SCES221O–APRIL 1999–REVISED JUNE 2005  
FEATURES  
DBV OR DCK PACKAGE  
(TOP VIEW)  
•
Available in the Texas Instruments  
NanoStar™ and NanoFree™ Packages  
1
2
3
D
CLK  
GND  
V
CC  
5
4
•
•
•
•
•
•
Supports 5-V VCC Operation  
Inputs Accept Voltages to 5.5 V  
Max tpd of 4.2 ns at 3.3 V  
Q
Low Power Consumption, 10-µA Max ICC  
±24-mA Output Drive at 3.3 V  
YEA, YEP, YZA, OR YZP PACKAGE  
(BOTTOM VIEW)  
Ioff Supports Partial-Power-Down Mode  
Operation  
3
2
1
4
5
GND  
CLK  
D
Q
•
•
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
V
CC  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
– 1000-V Charged-Device Model (C101)  
DESCRIPTION/ORDERING INFORMATION  
This single positive-edge-triggered D-type flip-flop is designed for 1.65-V to 5.5-V VCC operation.  
When data at the data (D) input meets the setup time requirement, the data is transferred to the Q output on the  
positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the  
rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting  
the level at the output.  
NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the  
die as the package.  
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,  
preventing damaging current backflow through the device when it is powered down.  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
ORDERABLE PART NUMBER TOP-SIDE MARKING(2)  
NanoStar™ – WCSP (DSBGA)  
0.17-mm Small Bump – YEA  
SN74LVC1G80YEAR  
NanoFree™ – WCSP (DSBGA)  
0.17-mm Small Bump – YZA (Pb-free)  
SN74LVC1G80YZAR  
_ _ _CX_  
Reel of 3000  
NanoStar™ – WCSP (DSBGA)  
0.23-mm Large Bump – YEP  
SN74LVC1G80YEPR  
–40°C to 85°C  
NanoFree™ – WCSP (DSBGA)  
0.23-mm Large Bump – YZP (Pb-free)  
SN74LVC1G80YZPR  
Reel of 3000  
Reel of 250  
Reel of 3000  
Reel of 250  
SN74LVC1G80DBVR  
C80_  
SOT (SOT-23) – DBV  
SOT (SC-70) – DCK  
SN74LVC1G80DBVT  
SN74LVC1G80DCKR  
CX_  
SN74LVC1G80DCKT  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
(2) DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.  
YEA/YZA, YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one  
following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
NanoStar, NanoFree are trademarks of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1999–2005, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
1234567...22

中文翻译

下载PDF

SN74LVC1G80YZAR 替代型号

型号 品牌 替代类型 描述 数据表
SN74LVC1G80YEAR TI

完全替代

 SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LVC1G80YEPR TI

功能相似

 SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LVC1G80YZPR TI

功能相似

 SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

与SN74LVC1G80YZAR相关器件

型号 品牌 获取价格 描述 数据表
SN74LVC1G80YZPR TI

获取价格

 		SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LVC1G86 TI

获取价格

 		SINGLE 2-INPUT EXCLUSIVE-OR GATE
SN74LVC1G86_08 TI

获取价格

 		SINGLE 2-INPUT EXCLUSIVE-OR GATE
SN74LVC1G86_081 TI

获取价格

 		SINGLE 2-INPUT EXCLUSIVE-OR GATE
SN74LVC1G86_15 TI

获取价格

 		Single 2-Input Exclusive-OR Gate
SN74LVC1G86ADCK TI

获取价格

 		暂无描述
SN74LVC1G86DBVR TI

获取价格

 		SINGLE 2-INPUT EXCLUSIVE-OR GATE
SN74LVC1G86DBVR ROCHESTER

获取价格

 		LVC/LCX/Z SERIES, 2-INPUT XOR GATE, PDSO5, GREEN, PLASTIC, SOT-23, 5 PIN
SN74LVC1G86DBVR UMW

获取价格

 		逻辑集成电路
SN74LVC1G86DBVRE4 TI

获取价格

 		SINGLE 2-INPUT EXCLUSIVE-OR GATE

与SN74LVC1G80YZAR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证