ꢀꢁꢂ ꢃ ꢄꢅ ꢆꢇ ꢈꢉ ꢃꢊ ꢋ
ꢇ ꢈ ꢌꢍꢎ ꢏ ꢍꢐꢀ ꢏ ꢑꢋꢁ ꢀꢆ ꢒ ꢎꢅ ꢒ ꢑ
ꢓ ꢎꢏ ꢔ ꢕ ꢌꢀꢏꢋꢏ ꢒ ꢖ ꢐꢏ ꢗ ꢐꢏꢀ
SCES062N − DECEMBER 1995 − REVISED DECEMBER 2003
DGG, DGV, OR DL PACKAGE
(TOP VIEW)
D
Member of the Texas Instruments
Widebus Family
D
D
D
D
D
D
Operates From 1.65 V to 3.6 V
Inputs Accept Voltages to 5.5 V
1
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
1DIR
1B1
1B2
GND
1B3
1B4
1OE
1A1
1A2
GND
1A3
1A4
2
3
Max t of 4 ns at 3.3 V
pd
4
Typical V
<0.8 V at V
(Output Ground Bounce)
OLP
CC
5
= 3.3 V, T = 25°C
A
6
Typical V
(Output V
Undershoot)
OHV
OH
7
V
V
CC
CC
>2 V at V
= 3.3 V, T = 25°C
CC
A
8
1B5
1B6
GND
1B7
1B8
2B1
2B2
GND
2B3
2B4
1A5
1A6
GND
1A7
1A8
2A1
2A2
GND
2A3
2A4
Supports Mixed-Mode Signal Operation on
All Ports (5-V Input/Output Voltage With
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
3.3-V V
)
CC
D
D
D
I
Supports Partial-Power-Down Mode
off
Operation
Latch-Up Performance Exceeds 250 mA Per
JESD 17
ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
V
V
CC
CC
2B5
2B6
GND
2B7
2B8
2A5
2A6
GND
2A7
2A8
2OE
− 1000-V Charged-Device Model (C101)
description/ordering information
This 16-bit (dual-octal) noninverting bus
transceiver is designed for 1.65-V to 3.6-V V
operation.
CC
2DIR
The SN74LVC16245A is designed for asynchronous communication between data buses. The control-function
implementation minimizes external timing requirements.
This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the
A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR)
input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated.
To ensure the high-impedance state during power up or power down, OE should be tied to V
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
through a pullup
CC
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
PACKAGE
T
A
Tube
SN74LVC16245ADL
SSOP − DL
LVC16245A
Tape and reel
Tape and reel
Tape and reel
SN74LVC16245ADLR
SN74LVC16245ADGGR
SN74LVC16245ADGVR
SN74LVC16245AGQLR
TSSOP − DGG
TVSOP − DGV
VFBGA − GQL
LVC16245A
LD245A
−40°C to 85°C
Tape and reel
LD245A
VFBGA − ZQL (Pb-free)
SN74LVC16245AZQLR
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Widebus is a trademark of Texas Instruments.
ꢗ
ꢗ
ꢑ
ꢖ
ꢨ
ꢘ
ꢣ
ꢐ
ꢆ
ꢡ
ꢏ
ꢢ
ꢎ
ꢜ
ꢖ
ꢚ
ꢁ
ꢛ
ꢘ
ꢋ
ꢏ
ꢋ
ꢙ
ꢚ
ꢤ
ꢛ
ꢜ
ꢢ
ꢝ
ꢞ
ꢟ
ꢟ
ꢠ
ꢠ
ꢙ
ꢙ
ꢜ
ꢜ
ꢚ
ꢚ
ꢙ
ꢡ
ꢡ
ꢥ
ꢢ
ꢣ
ꢝ
ꢝ
ꢤ
ꢤ
ꢚ
ꢠ
ꢟ
ꢞ
ꢡ
ꢡ
ꢜ
ꢛ
ꢥ
ꢏꢤ
ꢣ
ꢦ
ꢡ
ꢧ
ꢙ
ꢢ
ꢟ
ꢡ
ꢠ
ꢙ
ꢠ
ꢜ
ꢝ
ꢚ
ꢣ
ꢨ
ꢟ
ꢚ
ꢠ
ꢠ
ꢤ
ꢡ
ꢩ
Copyright 2003, Texas Instruments Incorporated
ꢝ
ꢜ
ꢢ
ꢠ
ꢜ
ꢝ
ꢞ
ꢠ
ꢜ
ꢡ
ꢥ
ꢙ
ꢛ
ꢙ
ꢢ
ꢤ
ꢝ
ꢠ
ꢪ
ꢠ
ꢤ
ꢝ
ꢜ
ꢛ
ꢫ
ꢟ
ꢎ
ꢚ
ꢞ
ꢤ
ꢡ
ꢠ
ꢟ
ꢚ
ꢨ
ꢟ
ꢝ
ꢨ
ꢬ
ꢟ
ꢠ ꢤ ꢡ ꢠꢙ ꢚꢮ ꢜꢛ ꢟ ꢧꢧ ꢥꢟ ꢝ ꢟ ꢞ ꢤ ꢠ ꢤ ꢝ ꢡ ꢩ
ꢝ
ꢝ
ꢟ
ꢚ
ꢠ
ꢭ
ꢩ
ꢗ
ꢝ
ꢜ
ꢨ
ꢣ
ꢢ
ꢠ
ꢙ
ꢜ
ꢚ
ꢥ
ꢝ
ꢜ
ꢢ
ꢤ
ꢡ
ꢡꢙ
ꢚ
ꢮ
ꢨ
ꢜ
ꢤ
ꢡ
ꢚ
ꢜ
ꢠ
ꢚ
ꢤ
ꢢꢤ
ꢡ
ꢡ
ꢟꢝ
ꢙ
ꢧ
ꢭ
ꢙ
ꢚ
ꢢ
ꢧ
ꢣ
ꢨ
ꢤ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265