Datasheet > 逻辑 > 总线驱动器/收发器> SN74LVC126ADGV

SN74LVC126ADGV

更新时间： 2024-09-30 23:09:43

品牌	Logo	应用领域
德州仪器 - TI		输出元件
页数	文件大小	规格书
8页	124K
描述
QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN74LVC126ADGV 数据手册

SN74LVC126A

QUADRUPLE BUS BUFFER GATE

WITH 3-STATE OUTPUTS

SCAS339H – MARCH 1994 – REVISED OCTOBER 1998

D, DB, DGV, OR PW PACKAGE

(TOP VIEW)

EPIC (Enhanced-Performance Implanted

CMOS) Submicron Process

ESD Protection Exceeds 2000 V Per

MIL-STD-883, Method 3015; Exceeds 200 V

Using Machine Model (C = 200 pF, R = 0)

1OE

4OE

Latch-Up Performance Exceeds 250 mA Per

JESD 17

2OE

10 3OE

Typical V

< 0.8 V at V

(Output Ground Bounce)

OLP

= 3.3 V, T = 25°C

GND

Typical V

> 2 V at V

(Output V

Undershoot)

OHV

= 3.3 V, T = 25°C

Inputs Accept Voltages to 5.5 V

Package Options Include Plastic

Small-Outline (D), Shrink Small-Outline

(DB), Thin Very Small-Outline (DGV), and

Thin Shrink Small-Outline (PW) Packages

description

This quadruple bus buffer gate is designed for 1.65-V to 3.6-V V

operation.

The SN74LVC126A features independent line drivers with 3-state outputs. Each output is disabled when the

associated output-enable (OE) input is low.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a

pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of

the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators

in a mixed 3.3-V/5-V system environment.

The SN74LVC126A is characterized for operation from –40°C to 85°C.

FUNCTION TABLE

(each buffer)

INPUTS

OUTPUT

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7 8

中文翻译

下载PDF

与SN74LVC126ADGV相关器件

型号	品牌	获取价格	描述	数据表
SN74LVC126ADGVR	TI	获取价格	QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC126ADGVRE4	TI	获取价格	QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC126ADGVRG4	TI	获取价格	QUADRPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC126ADR	TI	获取价格	QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC126ADRE4	TI	获取价格	QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC126ADRG4	TI	获取价格	QUADRPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC126ADT	TI	获取价格	QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC126ADTE4	TI	获取价格	QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC126ADTG4	TI	获取价格	QUADRPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC126ANSR	TI	获取价格	QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

与SN74LVC126ADGV相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

36
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

30
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

28
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

39

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LVC126ADGV

SN74LVC126ADGV 数据手册

与SN74LVC126ADGV相关器件

与SN74LVC126ADGV相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LVC126ADGV

SN74LVC126ADGV 数据手册

与SN74LVC126ADGV相关器件

与SN74LVC126ADGV相关文章

您还可以找

您在本页遇到什么问题？