5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN74LVC126ADBR
SN74LVC126ADBR PDF预览

SN74LVC126ADBR

更新时间： 2024-11-04 05:24:51
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
14页 362K
描述
QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74LVC126ADBR 技术参数

是否无铅：不含铅是否Rohs认证：符合
生命周期：Active零件包装代码：SSOP
包装说明：SSOP-14针数：14
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01Factory Lead Time：1 week
风险等级：0.9Is Samacsys：N
控制类型：ENABLE HIGH计数方向：UNIDIRECTIONAL
系列：LVC/LCX/ZJESD-30 代码：R-PDSO-G14
JESD-609代码：e4长度：6.2 mm
负载电容（CL）：50 pF逻辑集成电路类型：BUS DRIVER
最大I（ol）：0.024 A湿度敏感等级：1
位数：1功能数量：4
端口数量：2端子数量：14
最高工作温度：125 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：SSOP
封装等效代码：SSOP14,.3封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, SHRINK PITCH包装方法：TR
峰值回流温度（摄氏度）：260电源：3.3 V
最大电源电流（ICC）：0.04 mAProp。Delay @ Nom-Sup：6 ns
传播延迟（tpd）：11.3 ns认证状态：Not Qualified
座面最大高度：2 mm子类别：Bus Driver/Transceivers
最大供电电压 (Vsup)：3.6 V最小供电电压 (Vsup)：1.65 V
标称供电电压 (Vsup)：1.8 V表面贴装：YES
技术：CMOS温度等级：AUTOMOTIVE
端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)端子形式：GULL WING
端子节距：0.65 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：5.3 mm
Base Number Matches：1

SN74LVC126ADBR 数据手册

 浏览型号SN74LVC126ADBR的Datasheet PDF文件第2页浏览型号SN74LVC126ADBR的Datasheet PDF文件第3页浏览型号SN74LVC126ADBR的Datasheet PDF文件第4页浏览型号SN74LVC126ADBR的Datasheet PDF文件第5页浏览型号SN74LVC126ADBR的Datasheet PDF文件第6页浏览型号SN74LVC126ADBR的Datasheet PDF文件第7页 
SN74LVC126A  
QUADRUPLE BUS BUFFER GATE  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCAS339Q–MARCH 1994–REVISED JULY 2005  
FEATURES  
D, DB, DGV, NS, OR PW PACKAGE  
(TOP VIEW)  
•
Operates From 1.65 V to 3.6 V  
•
Specified From –40°C to 85°C and  
From –40°C to 125°C  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
1OE  
1A  
V
CC  
4OE  
4A  
•
•
•
Inputs Accept Voltages to 5.5 V  
Max tpd of 4.7 ns at 3.3 V  
1Y  
2OE  
2A  
4Y  
Typical VOLP (Output Ground Bounce)  
< 0.8 V at VCC = 3.3 V, TA = 25°C  
3OE  
3A  
2Y  
•
•
•
Typical VOHV (Output VOH Undershoot)  
> 2 V at VCC = 3.3 V, TA = 25°C  
8
GND  
3Y  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
RGY PACKAGE  
(TOP VIEW)  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
1
14  
1A  
13 4OE  
2
3
4
5
6
12  
11  
10  
9
1Y  
2OE  
2A  
4A  
DESCRIPTION/ORDERING INFORMATION  
4Y  
3OE  
3A  
This quadruple bus buffer gate is designed for 1.65-V  
to 3.6-V VCC operation.  
2Y  
The SN74LVC126A features independent line drivers  
with 3-state outputs. Each output is disabled when  
the associated output-enable (OE) input is low.  
7
8
To ensure the high-impedance state during power up or power down, OE should be tied to GND through a  
pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.  
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in  
a mixed 3.3-V/5-V system environment.  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
ORDERABLE PART NUMBER  
SN74LVC126ARGYR  
SN74LVC126AD  
TOP-SIDE MARKING  
–40°C to 85°C  
QFN – RGY  
SOIC – D  
Reel of 1000  
LC126A  
Tube of 50  
Reel of 2500  
Reel of 250  
Reel of 2000  
Reel of 2000  
Tube of 90  
SN74LVC126ADR  
LVC126A  
SN74LVC126ADT  
SOP – NS  
SN74LVC126ANSR  
SN74LVC126ADBR  
SN74LVC126APW  
LVC126A  
LC126A  
–40°C to 125°C  
SSOP – DB  
TSSOP – PW  
TVSOP – DGV  
Reel of 2000  
Reel of 250  
Reel of 2000  
SN74LVC126APWR  
SN74LVC126APWT  
SN74LVC126ADGVR  
LC126A  
LC126A  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1994–2005, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
1234567...14

中文翻译

下载PDF

SN74LVC126ADBR 替代型号

型号 品牌 替代类型 描述 数据表
SN74LVC126ADBRG4 TI

类似代替

 QUADRPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC126ADBRE4 TI

类似代替

 QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
74LCX126MTC FAIRCHILD

功能相似

 Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs

与SN74LVC126ADBR相关器件

型号 品牌 获取价格 描述 数据表
SN74LVC126ADBRE4 TI

获取价格

 		QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC126ADBRG4 TI

获取价格

 		QUADRPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC126ADE4 TI

获取价格

 		QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC126ADG4 TI

获取价格

 		QUADRPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC126ADGV TI

获取价格

 		QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC126ADGVR TI

获取价格

 		QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC126ADGVRE4 TI

获取价格

 		QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC126ADGVRG4 TI

获取价格

 		QUADRPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC126ADR TI

获取价格

 		QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC126ADRE4 TI

获取价格

 		QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

与SN74LVC126ADBR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证