5秒后页面跳转
SN74LVC10PW PDF预览

SN74LVC10PW

更新时间: 2024-11-06 13:13:51
品牌 Logo 应用领域
德州仪器 - TI 输入元件
页数 文件大小 规格书
8页 122K
描述
LVC/LCX/Z SERIES, TRIPLE 3-INPUT NAND GATE, PDSO14

SN74LVC10PW 技术参数

生命周期:Obsolete包装说明:TSSOP, TSSOP14,.25
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.25系列:LVC/LCX/Z
JESD-30 代码:R-PDSO-G14长度:5 mm
逻辑集成电路类型:NAND GATE功能数量:3
输入次数:3端子数量:14
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP14,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH认证状态:Not Qualified
座面最大高度:1.2 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2.7 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
宽度:4.4 mmBase Number Matches:1

SN74LVC10PW 数据手册

 浏览型号SN74LVC10PW的Datasheet PDF文件第2页浏览型号SN74LVC10PW的Datasheet PDF文件第3页浏览型号SN74LVC10PW的Datasheet PDF文件第4页浏览型号SN74LVC10PW的Datasheet PDF文件第5页浏览型号SN74LVC10PW的Datasheet PDF文件第6页浏览型号SN74LVC10PW的Datasheet PDF文件第7页 
SN74LVC10A  
TRIPLE 3-INPUT POSITIVE-NAND GATE  
SCAS284G – JANUARY 1993 – REVISED OCTOBER 1998  
D, DB, OR PW PACKAGE  
(TOP VIEW)  
EPIC (Enhanced-Performance Implanted  
CMOS) Submicron Process  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
1A  
1B  
2A  
2B  
2C  
V
CC  
1
2
3
4
5
6
7
14  
13  
12  
11  
1C  
1Y  
3C  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
10 3B  
Typical V  
< 0.8 V at V  
(Output Ground Bounce)  
OLP  
2Y  
GND  
3A  
3Y  
9
8
= 3.3 V, T = 25°C  
CC  
A
Typical V  
> 2 V at V  
(Output V  
Undershoot)  
OHV  
CC  
OH  
= 3.3 V, T = 25°C  
A
Inputs Accept Voltages to 5.5 V  
Package Options Include Plastic  
Small-Outline (D), Shrink Small-Outline  
(DB), and Thin Shrink Small-Outline (PW)  
Packages  
description  
This triple 3-input positive-NAND gate is designed for 1.65-V to 3.6-V V  
operation.  
CC  
The SN74LVC10A performs the Boolean function Y = A B C or Y = A + B + C in positive logic.  
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators  
in a mixed 3.3-V/5-V system environment.  
The SN74LVC10A is characterized for operation from –40°C to 85°C.  
FUNCTION TABLE  
(each gate)  
INPUTS  
OUTPUT  
Y
A
H
L
B
H
X
L
C
H
X
X
L
L
H
H
H
X
X
X
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1998, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN74LVC10PW相关器件

型号 品牌 获取价格 描述 数据表
SN74LVC112A TI

获取价格

DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112AD TI

获取价格

DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112ADB TI

获取价格

DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112ADBLE TI

获取价格

DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112ADBR TI

获取价格

DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112ADBRE4 TI

获取价格

DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112ADE4 TI

获取价格

DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112ADG4 TI

获取价格

Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And Preset 16-SOIC -40 to 125
SN74LVC112ADGV TI

获取价格

DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112ADGVR TI

获取价格

DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET