5秒后页面跳转
SN74LV374ADBLE PDF预览

SN74LV374ADBLE

更新时间: 2024-02-21 14:22:17
品牌 Logo 应用领域
德州仪器 - TI 驱动光电二极管输出元件逻辑集成电路触发器
页数 文件大小 规格书
11页 246K
描述
LV/LV-A/LVX/H SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, SSOP-20

SN74LV374ADBLE 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SSOP包装说明:SSOP, SSOP20,.3
针数:20Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.75
系列:LV/LV-A/LVX/HJESD-30 代码:R-PDSO-G20
长度:7.2 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER最大频率@ Nom-Sup:50000000 Hz
最大I(ol):0.008 A位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装等效代码:SSOP20,.3
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):NOT SPECIFIED
电源:3.3 VProp。Delay @ Nom-Sup:18.5 ns
传播延迟(tpd):23 ns认证状态:Not Qualified
座面最大高度:2 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:5.3 mm
Base Number Matches:1

SN74LV374ADBLE 数据手册

 浏览型号SN74LV374ADBLE的Datasheet PDF文件第2页浏览型号SN74LV374ADBLE的Datasheet PDF文件第3页浏览型号SN74LV374ADBLE的Datasheet PDF文件第4页浏览型号SN74LV374ADBLE的Datasheet PDF文件第5页浏览型号SN74LV374ADBLE的Datasheet PDF文件第6页浏览型号SN74LV374ADBLE的Datasheet PDF文件第7页 
ꢉ ꢊꢋꢌꢄ ꢍꢎꢏ ꢍ ꢐꢋꢑ ꢒꢏ ꢏꢍ ꢑꢍꢎ ꢎꢐꢋ ꢓꢔ ꢍ ꢕ ꢄꢒ ꢔ ꢐꢕ ꢄꢉ ꢔ  
SCLS197B − FEBRUARY 1993 − REVISED APRIL 1996  
SN54LV374 . . . J OR W PACKAGE  
SN74LV374 . . . DB, DW, OR PW PACKAGE  
(TOP VIEW)  
D
D
D
D
EPIC (Enhanced-Performance Implanted  
CMOS) 2-µ Process  
Typical V  
(Output Ground Bounce)  
OLP  
< 0.8 V at V , T = 25°C  
CC  
A
OE  
1Q  
1D  
2D  
2Q  
3Q  
3D  
4D  
4Q  
V
CC  
8Q  
8D  
1
2
3
4
5
6
7
8
9
20  
19  
18  
Typical V  
(Output V  
Undershoot)  
OHV  
OH  
> 2 V at V , T = 25°C  
CC  
A
17 7D  
16 7Q  
15 6Q  
14 6D  
13 5D  
12 5Q  
11 CLK  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883C, Method 3015; Exceeds  
200 V Using Machine Model  
(C = 200 pF, R = 0)  
D
D
Latch-Up Performance Exceeds 250 mA  
Per JEDEC Standard JESD-17  
GND 10  
Package Options Include Plastic  
Small-Outline (DW), Shrink Small-Outline  
(DB), Thin Shrink Small-Outline (PW),  
Ceramic Flat (W) Packages, Chip Carriers  
(FK), and (J) 300-mil DIPs  
SN54LV374 . . . FK PACKAGE  
(TOP VIEW)  
description  
3
2
1
20 19  
18  
8D  
7D  
7Q  
2D  
2Q  
3Q  
3D  
4D  
4
5
6
7
8
These octal edge-triggered D-type flip-flops are  
designed for 2.7-V to 5.5-V V operation.  
17  
16  
CC  
15 6Q  
14  
9 10 11 12 13  
The ’LV374 feature 3-state outputs designed  
specifically for driving highly capacitive or  
relatively low-impedance loads. These devices  
are particularly suitable for implementing buffer  
registers, I/O ports, bidirectional bus drivers, and  
working registers.  
6D  
On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data  
(D) inputs.  
A buffered output-enable (OE) input can be used to place the eight outputs in either as normal logic state (high  
or low logic levels) or high-impedance state. In the high-impedance state, the outputs neither load nor drive the  
bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines  
without need for interface or pullup components.  
OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while  
the outputs are in the high-impedance state.  
The SN74LV374 is available in TI’s shrink small-outline package (DB), which provides the same I/O pin count  
and functionality of standard small-outline packages in less than half the printed-circuit-board area.  
The SN54LV374 is characterized for operation over the full military temperature range of −55°C to 125°C. The  
SN74LV374 is characterized for operation from −40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1996, Texas Instruments Incorporated  
ꢘ ꢁ ꢄꢍꢀꢀ ꢉ ꢋꢗ ꢍꢑꢖ ꢒꢀ ꢍ ꢁ ꢉꢋꢍꢎ ꢙꢚ ꢛꢜ ꢝꢞꢟ ꢠꢡꢢ ꢣꢙ ꢟꢞ ꢣꢙꢤ ꢛꢣꢜ ꢔꢑ ꢉ ꢎ ꢘ ꢊꢋ ꢒꢉ ꢁ  
ꢧꢤ ꢦ ꢤ ꢡ ꢢ ꢙ ꢢ ꢦ ꢜ ꢪ  
ꢜꢙ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  

与SN74LV374ADBLE相关器件

型号 品牌 获取价格 描述 数据表
SN74LV374ADBR TI

获取价格

OCTAL EDGE TRIGGERED D TYPE FLIP FLOPS WITH 3 STATE OUTPUTS
SN74LV374ADBRE4 TI

获取价格

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74LV374ADBRG4 TI

获取价格

LV/LV-A/LVX/H SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, GREEN, PLASTIC, SSOP-20
SN74LV374ADGV TI

获取价格

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74LV374ADGVR TI

获取价格

OCTAL EDGE TRIGGERED D TYPE FLIP FLOPS WITH 3 STATE OUTPUTS
SN74LV374ADGVRE4 TI

获取价格

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74LV374ADW TI

获取价格

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74LV374ADWE4 TI

获取价格

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74LV374ADWG4 TI

获取价格

Octal Edge-Triggered D-Type Flip-Flops With 3-State Outputs
SN74LV374ADWR TI

获取价格

OCTAL EDGE TRIGGERED D TYPE FLIP FLOPS WITH 3 STATE OUTPUTS