5秒后页面跳转
SN74LV32ATPWRQ1 PDF预览

SN74LV32ATPWRQ1

更新时间: 2024-01-03 21:16:53
品牌 Logo 应用领域
德州仪器 - TI 栅极触发器逻辑集成电路光电二极管输入元件
页数 文件大小 规格书
10页 202K
描述
QUADRUPLE 2-INPUT POSITIVE-OR GATE

SN74LV32ATPWRQ1 技术参数

是否无铅: 含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:ROHS COMPLIANT, PLASTIC, TSSOP-14针数:14
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.24Is Samacsys:N
系列:LV/LV-A/LVX/HJESD-30 代码:R-PDSO-G14
长度:5 mm负载电容(CL):50 pF
逻辑集成电路类型:OR GATE最大I(ol):0.006 A
功能数量:4输入次数:2
端子数量:14最高工作温度:105 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP14,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TR峰值回流温度(摄氏度):NOT SPECIFIED
电源:3.3 VProp。Delay @ Nom-Sup:13 ns
传播延迟(tpd):20 ns认证状态:Not Qualified
施密特触发器:NO筛选级别:AEC-Q100
座面最大高度:1.2 mm子类别:Gates
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:4.4 mmBase Number Matches:1

SN74LV32ATPWRQ1 数据手册

 浏览型号SN74LV32ATPWRQ1的Datasheet PDF文件第2页浏览型号SN74LV32ATPWRQ1的Datasheet PDF文件第3页浏览型号SN74LV32ATPWRQ1的Datasheet PDF文件第4页浏览型号SN74LV32ATPWRQ1的Datasheet PDF文件第5页浏览型号SN74LV32ATPWRQ1的Datasheet PDF文件第6页浏览型号SN74LV32ATPWRQ1的Datasheet PDF文件第7页 
SN74LV32A-Q1  
QUADRUPLE 2-INPUT POSITIVE-OR GATE  
SCLS516C − JULY 2003 − REVISED FEBRUARY 2008  
PW PACKAGE  
(TOP VIEW)  
D
D
Qualified for Automotive Applications  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
1A  
1B  
1Y  
2A  
2B  
1
2
3
4
5
6
7
14 VCC  
13  
12  
11  
10  
9
4B  
4A  
4Y  
3B  
3A  
3Y  
D
D
D
D
D
D
2-V to 5.5-V V Operation  
CC  
Max t of 6.5 ns at 5 V  
pd  
Typical V  
(Output Ground Bounce)  
OLP  
2Y  
GND  
<0.8 V at V = 3.3 V, T = 25°C  
CC  
A
8
Typical V  
(Output V Undershoot)  
OHV  
OH  
>2.3 V at V = 3.3 V, T = 25°C  
CC  
A
Supports Mixed-Mode Voltage Operation on  
All Ports  
I
off  
Supports Partial-Power-Down Mode  
Operation  
description/ordering information  
These quadruple 2-input positive-OR gates are designed for 2-V to 5.5-V V operation.  
CC  
The SN74LV32A performs the Boolean function Y + A ) B or Y + A B in positive logic.  
This device is fully specified for partial-power-down applications using I . The I circuitry disables the outputs,  
off  
off  
preventing damaging current backflow through the device when it is powered down.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
T
PACKAGE  
TSSOP − PW  
A
−40°C to 105°C  
Tape and reel SN74LV32ATPWRQ1  
LV32AT  
For the most current package and ordering information, see the Package Option Addendum at the end  
of this document, or see the TI web site at http://www.ti.com.  
Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.  
FUNCTION TABLE  
(each gate)  
INPUTS  
OUTPUT  
Y
A
B
X
H
L
H
X
L
H
H
L
logic diagram, each gate (positive logic)  
A
B
Y
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2008, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74LV32ATPWRQ1 替代型号

型号 品牌 替代类型 描述 数据表
SN74LV32ATPWREP TI

完全替代

暂无描述
SN74LV32APWLE TI

完全替代

QUADRUPLE 2-INPUT POSITIVE-OR GATES

与SN74LV32ATPWRQ1相关器件

型号 品牌 描述 获取价格 数据表
SN74LV32D TI QUADRUPLE 2-INPUT POSITIVE-OR GATES

获取价格

SN74LV32DB TI LV/LV-A/LVX/H SERIES, QUAD 2-INPUT OR GATE, PDSO14

获取价格

SN74LV32DBLE TI QUADRUPLE 2-INPUT POSITIVE-OR GATES

获取价格

SN74LV32DR TI QUADRUPLE 2-INPUT POSITIVE-OR GATES

获取价格

SN74LV32PW TI LV/LV-A/LVX/H SERIES, QUAD 2-INPUT OR GATE, PDSO14

获取价格

SN74LV32PWLE TI QUADRUPLE 2-INPUT POSITIVE-OR GATES

获取价格