ꢀꢁꢂ ꢃ ꢄꢅꢆ ꢇ ꢈꢉ ꢀꢁ ꢇꢃ ꢄꢅ ꢆꢇ ꢈ
ꢊ ꢋꢌꢍ ꢄꢎ ꢏ ꢐꢌꢁ ꢍꢑꢊ ꢍꢒ ꢀꢌ ꢊ ꢌꢅꢎ ꢐꢁ ꢒꢋ ꢓ ꢈꢊꢎ
SCES341E − SEPTEMBER 2000 − REVISED APRIL 2005
SN54LV27A . . . J OR W PACKAGE
SN74LV27A . . . D, DB, DGV, NS, OR PW PACKAGE
(TOP VIEW)
D
D
D
D
D
D
D
2-V to 5.5-V V
Operation
CC
Max t of 7 ns at 5 V
pd
Typical V
<0.8 V at V
(Output Ground Bounce)
OLP
CC
= 3.3 V, T = 25°C
1A
1B
V
CC
1
2
3
4
5
6
7
14
13
12
11
A
1C
1Y
3C
Typical V
>2.3 V at V
(Output V
Undershoot)
OHV
CC
OH
2A
= 3.3 V, T = 25°C
A
2B
I
Supports Partial-Power-Down Mode
off
2C
10 3B
Operation
9
8
2Y
3A
3Y
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
GND
ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
SN54LV27A . . . FK PACKAGE
(TOP VIEW)
− 1000-V Charged-Device Model (C101)
description/ordering information
3
2
1
20 19
18
1Y
NC
3C
2A
NC
2B
4
5
6
7
8
These triple 3-input positive-NOR gates are
17
16
designed for 2-V to 5.5-V V
operation.
CC
15 NC
14
9 10 11 12 13
NC
2C
The ’LV27A devices perform the Boolean function
Y = A + B + C or Y = A • B • C in positive logic.
3B
These devices are fully specified for
partial-power-down applications using I . The I
off
off
circuitry disables the outputs, preventing
damaging current backflow through the devices
when they are powered down.
NC − No internal connection
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
PACKAGE
T
A
Tube of 50
SN74LV27AD
SOIC − D
LV27A
Reel of 2500
Reel of 2000
Reel of 2000
Tube of 90
SN74LV27ADR
SN74LV27ANSR
SN74LV27ADBR
SN74LV27APW
SN74LV27APWR
SN74LV27APWT
SN74LV27ADGVR
SNJ54LV27AJ
SOP − NS
74LV27A
LV27A
SSOP − DB
−40°C to 85°C
Reel of 2000
Reel of 250
Reel of 2000
Tube of 25
TSSOP − PW
LV27A
TVSOP − DGV
CDIP − J
LV27A
SNJ54LV27AJ
SNJ54LV27AW
SNJ54LV27AFK
−55°C to 125°C CFP − W
Tube of 150
Tube of 55
SNJ54LV27AW
SNJ54LV27AFK
LCCC − FK
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines
are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2005, Texas Instruments Incorporated
ꢑ ꢁ ꢄꢎꢀꢀ ꢒ ꢊꢔ ꢎꢋꢕ ꢌꢀ ꢎ ꢁ ꢒꢊꢎꢖ ꢗꢘ ꢙꢚ ꢛꢜꢝ ꢞꢟꢠ ꢡꢗ ꢝꢜ ꢡꢗꢢ ꢙꢡꢚ ꢍꢋ ꢒ ꢖ ꢑ ꢣꢊ ꢌꢒ ꢁ
ꢗ
ꢖ
ꢈ
ꢊ
ꢈ
ꢙ
ꢡ
ꢤ
ꢜ
ꢥ
ꢟ
ꢢ
ꢗ
ꢙ
ꢜ
ꢡ
ꢝ
ꢞ
ꢥ
ꢥ
ꢠ
ꢡ
ꢗ
ꢢ
ꢚ
ꢜ
ꢤ
ꢦ
ꢞ
ꢧ
ꢨ
ꢙ
ꢝ
ꢢ
ꢗ
ꢙ
ꢜ
ꢡ
ꢛ
ꢢ
ꢠ
ꢩ
ꢍ
ꢥ
ꢜ
ꢛ
ꢞ
ꢝ
ꢗ
ꢚ
ꢝ
ꢜ
ꢡ
ꢤ
ꢜ
ꢥ
ꢟ
ꢗ
ꢜ
ꢚ
ꢦ
ꢠ
ꢝ
ꢙ
ꢤ
ꢙ
ꢝ
ꢢ
ꢗ
ꢙ
ꢜ
ꢡ
ꢚ
ꢦ
ꢠ
ꢥ
ꢗ
ꢘ
ꢠ
ꢗ
ꢠ
ꢥ
ꢟ
ꢚ
ꢜ
ꢤ
ꢊ
ꢠ
ꢪ
ꢢ
ꢚ
ꢌ
ꢡ
ꢚ
ꢗ
ꢥ
ꢞ
ꢟ
ꢠ
ꢡ
ꢗ
ꢚ
ꢚ
ꢗ
ꢢ
ꢡ
ꢛ
ꢢ
ꢥ
ꢛ
ꢫ
ꢢ
ꢥ
ꢥ
ꢢ
ꢡ
ꢗ
ꢬ
ꢩ
ꢍ
ꢥ
ꢜ
ꢛ
ꢞ
ꢝ
ꢗ
ꢙ
ꢜ
ꢡ
ꢦꢢ ꢥ ꢢ ꢟ ꢠ ꢗ ꢠ ꢥ ꢚ ꢩ
ꢦ
ꢥ
ꢜ
ꢝ
ꢠ
ꢚ
ꢚ
ꢙ
ꢡ
ꢭ
ꢛ
ꢜ
ꢠ
ꢚ
ꢡ
ꢜ
ꢗ
ꢡ
ꢠ
ꢝ
ꢠ
ꢚ
ꢚ
ꢢ
ꢥ
ꢙ
ꢨ
ꢬ
ꢙ
ꢡ
ꢝ
ꢨ
ꢞ
ꢛ
ꢠ
ꢗ
ꢠ
ꢚ
ꢗ
ꢙ
ꢡ
ꢭ
ꢜ
ꢤ
ꢢ
ꢨ
ꢨ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265