5秒后页面跳转
SN74LV245PWLE PDF预览

SN74LV245PWLE

更新时间: 2024-11-06 12:15:03
品牌 Logo 应用领域
德州仪器 - TI 总线收发器输出元件
页数 文件大小 规格书
7页 125K
描述
OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN74LV245PWLE 数据手册

 浏览型号SN74LV245PWLE的Datasheet PDF文件第2页浏览型号SN74LV245PWLE的Datasheet PDF文件第3页浏览型号SN74LV245PWLE的Datasheet PDF文件第4页浏览型号SN74LV245PWLE的Datasheet PDF文件第5页浏览型号SN74LV245PWLE的Datasheet PDF文件第6页浏览型号SN74LV245PWLE的Datasheet PDF文件第7页 
ꢉ ꢊꢋꢌꢄ ꢍꢎꢀ ꢋ ꢏꢌꢁꢀꢊ ꢐ ꢑꢅ ꢐ ꢏ  
SCLS075E − JANUARY 1991 − REVISED APRIL 1996  
SN54LV245 . . . J OR W PACKAGE  
SN74LV245 . . . DB, DW, OR PW PACKAGE  
(TOP VIEW)  
D EPIC (Enhanced-Performance Implanted  
CMOS) 2-µ Process  
D Typical V  
(Output Ground Bounce)  
OLP  
< 0.8 V at V , T = 25°C  
CC  
A
DIR  
A1  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
V
CC  
D Typical V  
(Output V  
Undershoot)  
OE  
B1  
B2  
B3  
B4  
B5  
B6  
B7  
B8  
OHV  
CC  
OH  
> 2 V at V , T = 25°C  
A2  
A
A3  
D ESD Protection Exceeds 2000 V Per  
MIL-STD-883C, Method 3015; Exceeds  
200 V Using Machine Model  
A4  
A5  
A6  
(C = 200 pF, R = 0)  
A7  
D Latch-Up Performance Exceeds 250 mA  
A8  
Per JEDEC Standard JESD-17  
GND  
D
Package Options Include Plastic  
Small-Outline (DW), Shrink Small-Outline  
(DB), Thin Shrink Small-Outline (PW),  
Ceramic Flat (W) Packages, Chip Carriers  
(FK), and (J) 300-mil DIPs  
SN54LV245 . . . FK PACKAGE  
(TOP VIEW)  
description  
3
2
1
20 19  
18  
B1  
B2  
B3  
B4  
B5  
A3  
A4  
A5  
A6  
A7  
4
5
6
7
8
These octal bus transceivers are designed for  
2.7-V to 5.5-V V operation.  
17  
16  
15  
14  
CC  
The ’LV245 are designed for asynchronous  
communication between data buses. The device  
transmits data from the A bus to the B bus or from  
the B bus to the A bus, depending upon the logic  
level at the direction-control (DIR) input. The  
output-enable (OE) input can be used to disable  
the device so the buses are effectively isolated.  
9 10 11 12 13  
The SN74LV245 is available in TI’s shrink small-outline package (DB), which provides the same I/O pin count  
and functionality of standard small-outline packages in less than half the printed-circuit-board area.  
The SN54LV245 is characterized for operation over the full military temperature range of −55°C to 125°C. The  
SN74LV245 is characterized for operation from −40°C to 85°C.  
FUNCTION TABLE  
INPUTS  
OPERATION  
OE  
L
DIR  
L
B data to A bus  
A data to B bus  
Isolation  
L
H
H
X
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1996, Texas Instruments Incorporated  
ꢎ ꢁ ꢄꢐꢀꢀ ꢉ ꢋꢓ ꢐꢏꢒ ꢑꢀ ꢐ ꢁ ꢉꢋꢐꢗ ꢘꢙ ꢚꢛ ꢜꢝꢞ ꢟꢠꢡ ꢢꢘ ꢞꢝ ꢢꢘꢣ ꢚꢢꢛ ꢖꢏ ꢉ ꢗ ꢎ ꢊꢋ ꢑꢉ ꢁ  
ꢦꢣ ꢥ ꢣ ꢠ ꢡ ꢘ ꢡ ꢥ ꢛ ꢩ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  

与SN74LV245PWLE相关器件

型号 品牌 获取价格 描述 数据表
SN74LV273 TI

获取价格

OCTAL D-TYPE FLIP-FLOPS WITH CLEAR
SN74LV273A TI

获取价格

OCTAL D-TYPE FLIP-FLOPS WITH CLEAR
SN74LV273ADB TI

获取价格

OCTAL D-TYPE FLIP-FLOPS WITH CLEAR
SN74LV273ADBLE TI

获取价格

LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, SSOP-20
SN74LV273ADBR TI

获取价格

OCTAL D-TYPE FLIP-FLOPS WITH CLEAR
SN74LV273ADBRE4 TI

获取价格

OCTAL D-TYPE FLIP-FLOPS WITH CLEAR
SN74LV273ADBRG4 TI

获取价格

OCTAL D-TYPE FLIP-FLOPS WITH CLEAR
SN74LV273ADGSR TI

获取价格

具有清零端的八路 D 类触发器 | DGS | 20 | -40 to 125
SN74LV273ADGV TI

获取价格

OCTAL D-TYPE FLIP-FLOPS WITH CLEAR
SN74LV273ADGVR TI

获取价格

OCTAL D-TYPE FLIP-FLOPS WITH CLEAR