5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 栅极> SN74LV08DR
SN74LV08DR PDF预览

SN74LV08DR

更新时间： 2024-09-29 05:17:11
品牌 Logo 应用领域
德州仪器 - TI 输入元件
页数 文件大小 规格书
7页 132K
描述
QUADRUPLE 2-INPUT POSITIVE-AND GATES

阅读下载

中文翻译

获取价格

SN74LV08DR 数据手册

 浏览型号SN74LV08DR的Datasheet PDF文件第2页浏览型号SN74LV08DR的Datasheet PDF文件第3页浏览型号SN74LV08DR的Datasheet PDF文件第4页浏览型号SN74LV08DR的Datasheet PDF文件第5页浏览型号SN74LV08DR的Datasheet PDF文件第6页浏览型号SN74LV08DR的Datasheet PDF文件第7页 
SN54LV08, SN74LV08  
QUADRUPLE 2-INPUT POSITIVE-AND GATES  
SCLS186C – FEBRUARY 1993 – REVISED APRIL 1996  
SN54LV08 . . . J OR W PACKAGE  
SN74LV08 . . . D, DB, OR PW PACKAGE  
(TOP VIEW)  
EPIC (Enhanced-Performance Implanted  
CMOS) 2-µ Process  
Typical V  
< 0.8 V at V , T = 25°C  
(Output Ground Bounce)  
OLP  
CC  
A
1A  
1B  
V
CC  
1
2
3
4
5
6
7
14  
13  
12  
11  
Typical V  
> 2 V at V , T = 25°C  
(Output V  
Undershoot)  
4B  
4A  
4Y  
OHV  
CC  
OH  
1Y  
A
2A  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883C, Method 3015; Exceeds  
200 V Using Machine Model  
(C = 200 pF, R = 0)  
2B  
10 3B  
9
8
2Y  
3A  
3Y  
GND  
Latch-Up Performance Exceeds 250 mA  
Per JEDEC Standard JESD-17  
SN54LV08 . . . FK PACKAGE  
(TOP VIEW)  
Package Options Include Plastic  
Small-Outline (D), Shrink Small-Outline  
(DB), Thin Shrink Small-Outline (PW), and  
Ceramic Flat (W) Packages, Ceramic Chip  
Carriers (FK), and Ceramic (J) 300-mil DIPs  
3
2
1
20 19  
18  
4A  
NC  
4Y  
1Y  
NC  
2A  
4
5
6
7
8
17  
16  
description  
15 NC  
14  
9 10 11 12 13  
NC  
2B  
These quadruple 2-input positive-AND gates are  
designed for 2.7-V to 5.5-V V operation.  
3B  
CC  
The ’LV08 perform Boolean function Y = A • B or  
Y = in positive logic.  
A
B
NC – No internal connection  
The SN74LV08 is available in TI’s shrink  
small-outline package (DB), which provides the  
same I/O pin count and functionality of standard  
small-outline packages in less than half the  
printed-circuit-board area.  
The SN54LV08 is characterized for operation over the full military temperature range of –55°C to 125°C. The  
SN74LV08 is characterized for operation from –40°C to 85°C.  
FUNCTION TABLE  
(each gate)  
INPUTS  
OUTPUT  
Y
A
B
H
X
L
H
L
H
L
L
X
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1996, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567

中文翻译

下载PDF

与SN74LV08DR相关器件

型号 品牌 获取价格 描述 数据表
SN74LV08PW TI

获取价格

 		LV/LV-A/LVX/H SERIES, QUAD 2-INPUT AND GATE, PDSO14, PLASTIC, TSSOP-14
SN74LV08PWLE TI

获取价格

 		QUADRUPLE 2-INPUT POSITIVE-AND GATES
SN74LV10A TI

获取价格

 		TRIPLE 3-INPUT POSITIVE-NAND GATE
SN74LV10AD TI

获取价格

 		TRIPLE 3-INPUT POSITIVE-NAND GATE
SN74LV10ADBR TI

获取价格

 		TRIPLE 3-INPUT POSITIVE-NAND GATE
SN74LV10ADBRE4 TI

获取价格

 		TRIPLE 3-INPUT POSITIVE-NAND GATE
SN74LV10ADBRG4 TI

获取价格

 		TRIPLE 3-INPUT POSITIVE-NAND GATE
SN74LV10ADE4 TI

获取价格

 		TRIPLE 3-INPUT POSITIVE-NAND GATE
SN74LV10ADG4 TI

获取价格

 		TRIPLE 3-INPUT POSITIVE-NAND GATE
SN74LV10ADGVR TI

获取价格

 		TRIPLE 3-INPUT POSITIVE-NAND GATE

与SN74LV08DR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证