Datasheet > SN74LV04D

SN74LV04D

更新时间： 2024-01-22 13:33:10

品牌	Logo	应用领域
德州仪器 - TI		/
页数	文件大小	规格书
6页	110K
描述
EPIC (Enhanced-Performance Implanted CMOS) 2- Process

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

SN74LV04D 数据手册

ꢀꢁ ꢂꢃ ꢄꢅꢆ ꢃ ꢇ ꢀ ꢁꢈ ꢃꢄꢅ ꢆꢃ

ꢉꢊꢋ ꢌꢁ ꢅꢊ ꢍ ꢎꢊ ꢍꢀ

SCLS184C − FEBRUARY 1993 − REVISED APRIL 1996

SN54LV04 . . . J OR W PACKAGE

SN74LV04 . . . D, DB, OR PW PACKAGE

(TOP VIEW)

EPIC  (Enhanced-Performance Implanted

CMOS) 2-µ Process

Typical V

(Output Ground Bounce)

OLP

< 0.8 V at V , T = 25°C

Typical V

(Output V

Undershoot)

OHV

> 2 V at V , T = 25°C

ESD Protection Exceeds 2000 V Per

MIL-STD-883C, Method 3015; Exceeds

200 V Using Machine Model

(C = 200 pF, R = 0)

10 5Y

GND

Latch-Up Performance Exceeds 250 mA

Per JEDEC Standard JESD-17

SN54LV04 . . . FK PACKAGE

(TOP VIEW)

Package Options Include Plastic

Small-Outline (D), Shrink Small-Outline

(DB), Thin Shrink Small-Outline (PW), and

Ceramic Flat (W) Packages, Ceramic Chip

Carriers (FK), and Ceramic (J) 300-mil DIPs

20 19

description

15 NC

9 10 11 12 13

These hex inverters are designed for 2.7-V to

5.5-V V operation.

The ’LV04 contain six independent inverters.

These devices perform the Boolean function

Y = A.

NC − No internal connection

The SN74LV04 is available in TI’s shrink small-outline package (DB), which provides the same I/O pin count

and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LV04 is characterized for operation over the full military temperature range of −55°C to 125°C. The

SN74LV04 is characterized for operation from −40°C to 85°C.

FUNCTION TABLE

(each inverter)

INPUT

OUTPUT

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

ꢏ ꢁ ꢄꢊꢀꢀ ꢐ ꢎꢉ ꢊꢍꢑ ꢌꢀ ꢊ ꢁ ꢐꢎꢊꢒ ꢓꢔ ꢕꢖ ꢗꢘꢙ ꢚꢛꢜ ꢝꢓ ꢙꢘ ꢝꢓꢞ ꢕꢝꢖ ꢟꢍ ꢐ ꢒ ꢏ ꢠꢎ ꢌꢐ ꢁ

ꢓ

ꢒ

ꢡ

ꢎ

ꢡ

ꢕ

ꢝ

ꢢ

ꢘ

ꢣ

ꢛ

ꢞ

ꢓ

ꢕ

ꢘ

ꢝ

ꢙ

ꢚ

ꢣ

ꢜ

ꢝ

ꢓ

ꢞ

ꢖ

ꢘ

ꢢ

ꢤ

ꢚ

ꢥ

ꢦ

ꢕ

ꢙ

ꢞ

ꢓ

ꢕ

ꢘ

ꢝ

ꢗ

ꢞ

ꢜ

ꢧ

ꢟ

ꢣ

ꢘ

ꢗ

ꢚ

ꢙ

ꢓ

ꢖ

ꢙ

ꢘ

ꢝ

ꢢ

ꢘ

ꢣ

ꢛ

ꢓ

ꢘ

ꢖ

ꢤ

ꢜ

ꢙ

ꢕ

ꢢ

ꢕ

ꢙ

ꢞ

ꢓ

ꢕ

ꢘ

ꢝ

ꢖ

ꢤ

ꢜ

ꢣ

ꢓ

ꢔ

ꢜ

ꢓ

ꢜ

ꢣ

ꢛ

ꢖ

ꢘ

ꢢ

ꢎ

ꢜ

ꢨ

ꢞ

ꢖ

ꢌ

ꢝ

ꢖ

ꢓ

ꢣ

ꢚ

ꢛ

ꢜ

ꢝ

ꢓ

ꢖ

ꢓ

ꢞ

ꢝ

ꢗ

ꢞ

ꢣ

ꢗ

ꢩ

ꢞ

ꢣ

ꢞ

ꢝ

ꢓ

ꢪꢧ

ꢟ

ꢣ

ꢘ

ꢗ

ꢚ

ꢙ

ꢓ

ꢕ

ꢘ

ꢝ

ꢤꢞ ꢣ ꢞ ꢛ ꢜ ꢓ ꢜ ꢣ ꢖ ꢧ

ꢤ

ꢣ

ꢘ

ꢙ

ꢜ

ꢖ

ꢕ

ꢝ

ꢫ

ꢗ

ꢘ

ꢜ

ꢖ

ꢝ

ꢘ

ꢓ

ꢝ

ꢜ

ꢙ

ꢜ

ꢖ

ꢞ

ꢣ

ꢕ

ꢦ

ꢪ

ꢕ

ꢝ

ꢙ

ꢦ

ꢚ

ꢗ

ꢜ

ꢓ

ꢜ

ꢖ

ꢓ

ꢕ

ꢝ

ꢫ

ꢘ

ꢢ

ꢞ

ꢦ

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

^{POST OFFICE BOX 1443}• HOUSTON, TEXAS 77251−1443

12 3 4 5 6

中文翻译

下载PDF

SN74LV04D 替代型号

型号	品牌	替代类型	描述	数据表
SN74LV04ADRE4	TI	功能相似	HEX INVERTERS
SN74LV04ADR	TI	功能相似	HEX INVERTERS
SN74LV04AD	TI	功能相似	HEX INVERTERS

与SN74LV04D相关器件

型号	品牌	获取价格	描述	数据表
SN74LV04DB	TI	获取价格	LV/LV-A/LVX/H SERIES, HEX 1-INPUT INVERT GATE, PDSO14
SN74LV04DBLE	TI	获取价格	EPIC (Enhanced-Performance Implanted CMOS) 2- Process
SN74LV04DR	TI	获取价格	EPIC (Enhanced-Performance Implanted CMOS) 2- Process
SN74LV04PWLE	TI	获取价格	EPIC (Enhanced-Performance Implanted CMOS) 2- Process
SN74LV05A	TI	获取价格	HEX INVERTERS WITH OPEN-DRAIN OUTPUTS
SN74LV05AD	TI	获取价格	HEX INVERTERS WITH OPEN-DRAIN OUTPUTS
SN74LV05ADB	TI	获取价格	HEX INVERTERS WITH OPEN-DRAIN OUTPUTS
SN74LV05ADBLE	TI	获取价格	LV/LV-A/LVX/H SERIES, HEX 1-INPUT INVERT GATE, PDSO14, SSOP-14
SN74LV05ADBR	TI	获取价格	HEX INVERTERS WITH OPEN-DRAIN OUTPUTS
SN74LV05ADBRE4	TI	获取价格	HEX INVERTERS WITH OPEN-DRAIN OUTPUTS

与SN74LV04D相关文章

BSS138LT3G：一款高效能N沟道MOSFET的全面解析
2024-07-04

11
解读EGP10B二极管资料手册：产品特性、参数分析
2024-07-04

10
RT9164AGG手册资料详解：引脚信息、设计指南
2024-07-04

12
2SA1037KPT资料详解：产品特性、电气参数、设计指南
2024-07-04

15

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LV04D

SN74LV04D 数据手册

SN74LV04D 替代型号

与SN74LV04D相关器件

与SN74LV04D相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LV04D

SN74LV04D 数据手册

SN74LV04D 替代型号

与SN74LV04D相关器件

与SN74LV04D相关文章

您还可以找

您在本页遇到什么问题？