5秒后页面跳转
SN74LS373MEL PDF预览

SN74LS373MEL

更新时间: 2024-09-28 05:17:15
品牌 Logo 应用领域
安森美 - ONSEMI 触发器锁存器
页数 文件大小 规格书
8页 99K
描述
Octal Transparent Latch with 3-State Outputs Octal D-Type Flip-Flop with 3-State Output

SN74LS373MEL 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP,
针数:20Reach Compliance Code:unknown
风险等级:5.13系列:LS
JESD-30 代码:R-PDSO-G20JESD-609代码:e4
长度:12.575 mm逻辑集成电路类型:BUS DRIVER
湿度敏感等级:1位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:70 °C
最低工作温度:输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):225
传播延迟(tpd):30 ns认证状态:Not Qualified
座面最大高度:2.05 mm最大供电电压 (Vsup):5.25 V
最小供电电压 (Vsup):4.75 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:TTL
温度等级:COMMERCIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:5.275 mmBase Number Matches:1

SN74LS373MEL 数据手册

 浏览型号SN74LS373MEL的Datasheet PDF文件第2页浏览型号SN74LS373MEL的Datasheet PDF文件第3页浏览型号SN74LS373MEL的Datasheet PDF文件第4页浏览型号SN74LS373MEL的Datasheet PDF文件第5页浏览型号SN74LS373MEL的Datasheet PDF文件第6页浏览型号SN74LS373MEL的Datasheet PDF文件第7页 
SN74LS373, SN74LS374  
Octal Transparent Latch  
with 3-State Outputs;  
Octal D-Type Flip-Flop  
with 3-State Output  
http://onsemi.com  
The SN74LS373 consists of eight latches with 3-state outputs for  
bus organized system applications. The flip-flops appear transparent  
to the data (data changes asynchronously) when Latch Enable (LE) is  
HIGH. When LE is LOW, the data that meets the setup times is  
latched. Data appears on the bus when the Output Enable (OE) is  
LOW. When OE is HIGH the bus output is in the high impedance state.  
The SN74LS374 is a high-speed, low-power Octal D-type Flip-Flop  
featuring separate D-type inputs for each flip-flop and 3-state outputs  
for bus oriented applications. A buffered Clock (CP) and Output  
Enable (OE) is common to all flip-flops. The SN74LS374 is  
manufactured using advanced Low Power Schottky technology and is  
compatible with all ON Semiconductor TTL families.  
LOW  
POWER  
SCHOTTKY  
MARKING  
DIAGRAMS  
SN74LS37xN  
AWLYYWW  
Eight Latches in a Single Package  
3-State Outputs for Bus Interfacing  
Hysteresis on Latch Enable  
Edge-Triggered D-Type Inputs  
1
20  
1
PDIP–20  
N SUFFIX  
CASE 738  
Buffered Positive Edge-Triggered Clock  
Hysteresis on Clock Input to Improve Noise Margin  
Input Clamp Diodes Limit High Speed Termination Effects  
LS37x  
AWLYYWW  
20  
GUARANTEED OPERATING RANGES  
1
1
Symbol  
Parameter  
Supply Voltage  
Min  
4.75  
0
Typ  
5.0  
25  
Max  
5.25  
70  
Unit  
V
SOIC–20  
DW SUFFIX  
CASE 751D  
V
CC  
T
A
Operating Ambient  
Temperature Range  
°C  
I
Output Current – High  
Output Current – Low  
–2.6  
24  
mA  
mA  
OH  
I
OL  
74LS37x  
AWLYWW  
20  
1
SOEIAJ–20  
1
M SUFFIX  
CASE 967  
x
= 3 or 4  
A
= Assembly Location  
WL = Wafer Lot  
YY = Year  
WW = Work Week  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 6 of this data sheet.  
Semiconductor Components Industries, LLC, 2001  
1
Publication Order Number:  
October, 2001 – Rev. 8  
SN74LS373/D  

与SN74LS373MEL相关器件

型号 品牌 获取价格 描述 数据表
SN74LS373MR1 ONSEMI

获取价格

LS SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, EIAJ, SOIC-20
SN74LS373N MOTOROLA

获取价格

OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS; OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT
SN74LS373N ONSEMI

获取价格

LOW POWER SCHOTTKY
SN74LS373N TI

获取价格

OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS
SN74LS373N-00 TI

获取价格

LS SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDIP20
SN74LS373N1 TI

获取价格

IC,LATCH,SINGLE,8-BIT,LS-TTL,DIP,20PIN,PLASTIC
SN74LS373N-10 TI

获取价格

LS SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDIP20
SN74LS373N3 TI

获取价格

OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS
SN74LS373N8 TI

获取价格

LS SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDIP20, ROHS COMPLIANT, PLASTIC, MS-001AD, DIP-20
SN74LS373ND MOTOROLA

获取价格

LS SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDIP20, 738-03