5秒后页面跳转
SN74LS175D PDF预览

SN74LS175D

更新时间: 2024-09-20 23:06:19
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
5页 174K
描述
QUAD D FLIP-FLOP

SN74LS175D 技术参数

生命周期:Transferred零件包装代码:SOIC
包装说明:SOP, SOP16,.25针数:16
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.22Is Samacsys:N
系列:LSJESD-30 代码:R-PDSO-G16
JESD-609代码:e0长度:9.9 mm
负载电容(CL):15 pF逻辑集成电路类型:D FLIP-FLOP
最大频率@ Nom-Sup:30000000 Hz最大I(ol):0.008 A
位数:4功能数量:1
端子数量:16最高工作温度:70 °C
最低工作温度:输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE电源:5 V
最大电源电流(ICC):18 mA传播延迟(tpd):25 ns
认证状态:Not Qualified座面最大高度:1.75 mm
子类别:FF/Latches最大供电电压 (Vsup):5.25 V
最小供电电压 (Vsup):4.75 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:TTL
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL触发器类型:POSITIVE EDGE
宽度:3.9 mm最小 fmax:30 MHz
Base Number Matches:1

SN74LS175D 数据手册

 浏览型号SN74LS175D的Datasheet PDF文件第2页浏览型号SN74LS175D的Datasheet PDF文件第3页浏览型号SN74LS175D的Datasheet PDF文件第4页浏览型号SN74LS175D的Datasheet PDF文件第5页 
SN54/74LS175  
QUAD D FLIP-FLOP  
The LSTTL/MSI SN54/74LS175 is a high speed Quad D Flip-Flop. The  
device is useful for general flip-flop requirements where clock and clear inputs  
are common. The information on the D inputs is stored during the LOW to  
HIGH clock transition. Both true and complemented outputs of each flip-flop  
are provided. A Master Reset input resets all flip-flops, independent of the  
Clock or D inputs, when LOW.  
QUAD D FLIP-FLOP  
The LS175 is fabricated with the Schottky barrier diode process for high  
speed and is completely compatible with all Motorola TTL families.  
LOW POWER SCHOTTKY  
Edge-Triggered D-Type Inputs  
Buffered-Positive Edge-Triggered Clock  
Clock to Output Delays of 30 ns  
Asynchronous Common Reset  
True and Complement Output  
Input Clamp Diodes Limit High Speed Termination Effects  
J SUFFIX  
CERAMIC  
CASE 620-09  
CONNECTION DIAGRAM DIP (TOP VIEW)  
16  
1
NOTE:  
N SUFFIX  
PLASTIC  
CASE 648-08  
The Flatpak version  
has the same pinouts  
(Connection Diagram) as  
the Dual In-Line Package.  
16  
1
D SUFFIX  
SOIC  
CASE 751B-03  
PIN NAMES  
LOADING (Note a)  
16  
1
HIGH  
LOW  
D D  
0
Data Inputs  
0.5 U.L.  
0.5 U.L.  
0.5 U.L.  
10 U.L.  
10 U.L.  
0.25 U.L.  
0.25 U.L.  
0.25 U.L.  
5 (2.5) U.L.  
5 (2.5) U.L.  
3
CP  
Clock (Active HIGH Going Edge) Input  
Master Reset (Active LOW) Input  
True Outputs (Note b)  
ORDERING INFORMATION  
MR  
SN54LSXXXJ  
Ceramic  
Q Q  
0
3
3
SN74LSXXXN Plastic  
SN74LSXXXD SOIC  
Q Q  
Complemented Outputs (Note b)  
0
NOTES:  
a. 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.  
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74)  
b. Temperature Ranges.  
LOGIC SYMBOL  
LOGIC DIAGRAM  
FAST AND LS TTL DATA  
5-327  

SN74LS175D 替代型号

型号 品牌 替代类型 描述 数据表
SN74LS175NS TI

功能相似

LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, PLASTIC, SO-
SN74LS175M ONSEMI

功能相似

LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, EIAJ, SOP-16

与SN74LS175D相关器件

型号 品牌 获取价格 描述 数据表
SN74LS175D3 TI

获取价格

IC JBAR-KBAR FLIP-FLOP, FF/Latch
SN74LS175DE4 TI

获取价格

HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SN74LS175DG4 TI

获取价格

HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SN74LS175DR TI

获取价格

HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SN74LS175DR2 MOTOROLA

获取价格

LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, PLASTIC, SOI
SN74LS175DR2 ROCHESTER

获取价格

LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, PLASTIC, SOI
SN74LS175DRE4 TI

获取价格

HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SN74LS175DRG4 TI

获取价格

HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SN74LS175J TI

获取价格

HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SN74LS175J-00 TI

获取价格

LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16