5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> SN74HCT574PWRE4
SN74HCT574PWRE4 PDF预览

SN74HCT574PWRE4

更新时间： 2024-11-23 05:17:23
品牌 Logo 应用领域
德州仪器 - TI 触发器输出元件
页数 文件大小 规格书
16页 439K
描述
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74HCT574PWRE4 数据手册

 浏览型号SN74HCT574PWRE4的Datasheet PDF文件第2页浏览型号SN74HCT574PWRE4的Datasheet PDF文件第3页浏览型号SN74HCT574PWRE4的Datasheet PDF文件第4页浏览型号SN74HCT574PWRE4的Datasheet PDF文件第5页浏览型号SN74HCT574PWRE4的Datasheet PDF文件第6页浏览型号SN74HCT574PWRE4的Datasheet PDF文件第7页 
ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢂ
ꢇ
ꢃ
ꢈ
ꢀ
ꢁ
ꢇ
ꢃ
ꢉ ꢅꢆꢊꢋ ꢌꢍꢎ ꢌ ꢏꢆꢐ ꢑꢎ ꢎꢌ ꢐꢌꢍ ꢍꢏꢆ ꢒꢓ ꢌ ꢔ ꢋꢑ ꢓ ꢏꢔ ꢋꢉ ꢓ  
ꢄ
ꢅ
ꢆ
ꢂ
ꢇ
ꢃ
ꢀ
ꢀ
ꢕ
ꢑ
ꢆ
ꢄ
ꢖ
ꢏ
ꢀ
ꢆ
ꢊ
ꢆ
ꢌ
ꢉ
ꢗ
ꢆ
ꢓ
ꢗ
ꢆ
SCLS177E − MARCH 1984 − REVISED AUGUST 2003  
SN54HCT574 . . . J OR W PACKAGE  
SN74HCT574 . . . DB, DW, N, NS, OR PW PACKAGE  
(TOP VIEW)  
D
D
Operating Voltage Range of 4.5 V to 5.5 V  
High-Current 3-State Noninverting Outputs  
Drive Bus Lines Directly or Up To 15 LSTTL  
Loads  
OE  
1D  
2D  
3D  
4D  
5D  
6D  
7D  
8D  
V
CC  
1Q  
2Q  
1
2
3
4
5
6
7
8
9
20  
19  
18  
D
D
D
D
D
D
Low Power Consumption, 80-µA Max I  
CC  
Typical t = 22 ns  
pd  
17 3Q  
16 4Q  
15 5Q  
14 6Q  
13 7Q  
12 8Q  
11 CLK  
6-mA Output Drive at 5 V  
Low Input Current of 1 µA Max  
Inputs Are TTL-Voltage Compatible  
Bus-Structured Pinout  
description/ordering information  
GND 10  
These octal edge-triggered D-type flip-flops  
feature 3-state outputs designed specifically for  
bus driving. The ’HCT574 devices are particularly  
suitable for implementing buffer registers, I/O  
ports, bidirectional bus drivers, and working  
registers.  
SN54HCT574 . . . FK PACKAGE  
(TOP VIEW)  
3
2
1
20 19  
18  
2Q  
3Q  
4Q  
3D  
4D  
5D  
6D  
7D  
4
5
6
7
8
17  
16  
The eight flip-flops enter data on the low-to-high  
transition of the clock (CLK) input.  
15 5Q  
14  
A buffered output-enable (OE) input can be used  
to place the eight outputs in either a normal logic  
state (high or low logic levels) or the  
high-impedance state. In the high-impedance  
state, the outputs neither load nor drive the bus  
lines significantly. The high-impedance state and  
increased drive provide the capability to drive bus  
lines without interface or pullup components.  
6Q  
9 10 11 12 13  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
PACKAGE  
T
A
PDIP − N  
Tube of 20  
Tube of 25  
Reel of 2000  
Reel of 2000  
Reel of 2000  
Tube of 70  
Reel of 2000  
Reel of 250  
Tube of 20  
Tube of 85  
Tube of 55  
SN74HCT574N  
SN74HCT574N  
SN74HCT574DW  
SN74HCT574DWR  
SN74HCT574NSR  
SN74HCT574DBR  
SN74HCT574PW  
SN74HCT574PWR  
SN74HCT574PWT  
SNJ54HCT574J  
SOIC − DW  
HCT574  
SOP − NS  
HCT574  
HT574  
−40°C to 85°C  
SSOP − DB  
TSSOP − PW  
HT574  
CDIP − J  
CFP − W  
LCCC − FK  
SNJ54HCT574J  
SNJ54HCT574W  
SNJ54HCT574FK  
SNJ54HCT574W  
SNJ54HCT574FK  
−55°C to 125°C  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
ꢗ
ꢁ
ꢋ
ꢌ
ꢀ
ꢀ
ꢉ
ꢆ
ꢄ
ꢌ
ꢐ
ꢕ
ꢑ
ꢀ
ꢌ
ꢁ
ꢉ
ꢆ
ꢌ
ꢍ
ꢘ
ꢙ
ꢚ
ꢛ
ꢜ
ꢝ
ꢞ
ꢟ
ꢠ
ꢡ
ꢢ
ꢘ
ꢞ
ꢝ
ꢢ
ꢘ
ꢣ
ꢚ
ꢢ
ꢛ
ꢓ
ꢐ
ꢉ
ꢍ
ꢗ
ꢅ
ꢆ
ꢑ
ꢉ
ꢁ
ꢍ ꢊꢆꢊ ꢚꢢ ꢤ ꢝꢥ ꢠ ꢣ ꢘꢚ ꢝꢢ ꢞ ꢟꢥ ꢥ ꢡ ꢢꢘ ꢣꢛ ꢝꢤ ꢦꢟꢧ ꢨꢚꢞ ꢣꢘ ꢚꢝꢢ ꢜꢣ ꢘꢡ ꢩ ꢓꢥ ꢝꢜꢟ ꢞꢘ ꢛ ꢞꢝ ꢢꢤꢝꢥ ꢠ ꢘꢝ  
ꢛ ꢦꢡ ꢞ ꢚ ꢤꢚ ꢞ ꢣ ꢘ ꢚꢝ ꢢꢛ ꢦꢡ ꢥ ꢘ ꢙꢡ ꢘ ꢡ ꢥꢠ ꢛ ꢝꢤ ꢆꢡꢪ ꢣꢛ ꢑꢢꢛ ꢘꢥ ꢟꢠ ꢡꢢꢘ ꢛ ꢛꢘ ꢣꢢ ꢜꢣꢥ ꢜ ꢫ ꢣꢥ ꢥ ꢣ ꢢꢘꢬꢩ  
ꢓꢥ ꢝ ꢜꢟꢞ ꢘ ꢚ ꢝꢢ ꢦꢥ ꢝ ꢞ ꢡ ꢛ ꢛ ꢚꢢ ꢭ ꢜ ꢝꢡꢛ ꢢꢝꢘ ꢢꢡ ꢞꢡ ꢛꢛ ꢣꢥ ꢚꢨ ꢬ ꢚꢢꢞ ꢨꢟꢜ ꢡ ꢘꢡ ꢛꢘ ꢚꢢꢭ ꢝꢤ ꢣꢨ ꢨ  
ꢦꢣ ꢥ ꢣ ꢠ ꢡ ꢘ ꢡ ꢥ ꢛ ꢩ  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...16

中文翻译

下载PDF

SN74HCT574PWRE4 替代型号

型号 品牌 替代类型 描述 数据表
SN74HCT574PWR TI

完全替代

 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
CD74HCT574PWR TI

完全替代

 High-Speed CMOS Logic Octal D-Type Flip-Flop, 3-State Positive-Edge Triggered
SN74HCT574PW TI

完全替代

 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

与SN74HCT574PWRE4相关器件

型号 品牌 获取价格 描述 数据表
SN74HCT574PWT TI

获取价格

 		OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74HCT574PWTE4 TI

获取价格

 		OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74HCT595 TI

获取价格

 		SN74HCT595 8-Bit Shift Registers with 3-State Output Registers
SN74HCT595_V01 TI

获取价格

 		SN74HCT595 8-Bit Shift Registers with 3-State Output Registers
SN74HCT595PW TI

获取价格

 		SN74HCT595 8-Bit Shift Registers with 3-State Output Registers
SN74HCT595PW-Q1 TI

获取价格

 		SN74HCT595-Q1 Automotive 8-Bit Shift Registers with 3-State Output Registers
SN74HCT595PWR TI

获取价格

 		SN74HCT595 8-Bit Shift Registers with 3-State Output Registers
SN74HCT595-Q1 TI

获取价格

 		SN74HCT595 8-Bit Shift Registers with 3-State Output Registers
SN74HCT595-Q1_V01 TI

获取价格

 		SN74HCT595-Q1 Automotive 8-Bit Shift Registers with 3-State Output Registers
SN74HCT595QPWRQ1 TI

获取价格

 		SN74HCT595-Q1 Automotive 8-Bit Shift Registers with 3-State Output Registers

与SN74HCT574PWRE4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证