5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN74HCT573N3
SN74HCT573N3 PDF预览

SN74HCT573N3

更新时间： 2024-11-23 05:17:23
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器锁存器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
15页 527K
描述
OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74HCT573N3 技术参数

是否无铅：含铅是否Rohs认证：不符合
生命周期：Obsolete零件包装代码：DIP
包装说明：DIP, DIP20,.3针数：20
Reach Compliance Code：not_compliantHTS代码：8542.39.00.01
风险等级：5.11Is Samacsys：N
系列：HCTJESD-30 代码：R-PDIP-T20
长度：25.4 mm负载电容（CL）：50 pF
逻辑集成电路类型：BUS DRIVER最大I（ol）：0.006 A
位数：8功能数量：1
端口数量：2端子数量：20
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：DIP
封装等效代码：DIP20,.3封装形状：RECTANGULAR
封装形式：IN-LINE峰值回流温度（摄氏度）：NOT SPECIFIED
电源：5 VProp。Delay @ Nom-Sup：44 ns
传播延迟（tpd）：65 ns认证状态：Not Qualified
座面最大高度：5.08 mm子类别：FF/Latches
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：NO
技术：CMOS温度等级：INDUSTRIAL
端子形式：THROUGH-HOLE端子节距：2.54 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：7.62 mmBase Number Matches：1

SN74HCT573N3 数据手册

 浏览型号SN74HCT573N3的Datasheet PDF文件第2页浏览型号SN74HCT573N3的Datasheet PDF文件第3页浏览型号SN74HCT573N3的Datasheet PDF文件第4页浏览型号SN74HCT573N3的Datasheet PDF文件第5页浏览型号SN74HCT573N3的Datasheet PDF文件第6页浏览型号SN74HCT573N3的Datasheet PDF文件第7页 
SN54HCT573, SN74HCT573  
OCTAL TRANSPARENT D-TYPE LATCHES  
WITH 3-STATE OUTPUTS  
SCLS176E – MARCH 1984 – REVISED JULY 2003  
SN54HCT573 . . . J OR W PACKAGE  
SN74HCT573 . . . DB, DW, N, NS, OR PW PACKAGE  
(TOP VIEW)  
Operating Voltage Range of 4.5 V to 5.5 V  
High-Current 3-State Outputs Drive Bus  
Lines Directly or Up To 15 LSTTL Loads  
Low Power Consumption, 80-µA Max I  
OE  
1D  
2D  
3D  
4D  
5D  
6D  
7D  
8D  
V
CC  
1Q  
2Q  
1
2
3
4
5
6
7
8
9
20  
19  
18  
CC  
Typical t = 21 ns  
pd  
±6-mA Output Drive at 5 V  
Low Input Current of 1 µA Max  
Inputs Are TTL-Voltage Compatible  
Bus-Structured Pinout  
17 3Q  
16 4Q  
15 5Q  
14  
6Q  
13 7Q  
12 8Q  
11 LE  
description/ordering information  
GND 10  
These octal transparent D-type latches feature  
3-state outputs designed specifically for driving  
highly capacitive or relatively low-impedance  
loads. The ’HCT573 devices are particularly  
suitable for implementing buffer registers, I/O  
ports, bidirectional bus drivers, and working  
registers.  
SN54HCT573 . . . FK PACKAGE  
(TOP VIEW)  
3
2
1
20 19  
18  
2Q  
3Q  
4Q  
3D  
4D  
5D  
6D  
7D  
4
5
6
7
8
While the latch-enable (LE) input is high, the  
Q outputs respond to the data (D) inputs. When  
LE is low, the outputs are latched to retain the data  
that was set up at the D inputs.  
17  
16  
15 5Q  
14  
9 10 11 12 13  
6Q  
A buffered output-enable (OE) input can be used  
to place the eight outputs in either a normal logic  
state (high or low logic levels) or the  
high-impedance state. In the high-impedance  
state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased  
drive provide the capability to drive bus lines without interface or pullup components.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
PACKAGE  
T
A
PDIP – N  
Tube  
SN74HCT573N  
SN74HCT573N  
Tube  
SN74HCT573DW  
SN74HCT573DWR  
SN74HCT573NSR  
SN74HCT573DBR  
SN74HCT573PW  
SN74HCT573PWR  
SNJ54HCT573J  
SNJ54HCT573W  
SNJ54HCT573FK  
SOIC – DW  
HCT573  
Tape and reel  
Tape and reel  
Tape and reel  
Tube  
–40°C to 85°C  
SOP – NS  
HCT573  
HT573  
SSOP – DB  
TSSOP – PW  
HT573  
Tape and reel  
Tube  
CDIP – J  
CFP – W  
LCCC – FK  
SNJ54HCT573J  
SNJ54HCT573W  
SNJ54HCT573FK  
–55°C to 125°C  
Tube  
Tube  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...15

中文翻译

下载PDF

与SN74HCT573N3相关器件

型号 品牌 获取价格 描述 数据表
SN74HCT573NE4 TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74HCT573NP1 TI

获取价格

 		IC,LATCH,SINGLE,8-BIT,HCT-CMOS,DIP,20PIN,PLASTIC
SN74HCT573NSR TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74HCT573NSRE4 TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74HCT573NSRG4 TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74HCT573PW TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74HCT573PWE4 TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74HCT573PWG4 TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74HCT573PWR TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74HCT573PWRE4 TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

与SN74HCT573N3相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证