5秒后页面跳转
捷配首页

Datasheet > SN74HCT373N3
SN74HCT373N3 PDF预览

SN74HCT373N3

更新时间： 2024-11-19 23:03:15
品牌 Logo 应用领域
德州仪器 - TI 锁存器输出元件
页数 文件大小 规格书
15页 508K
描述
OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74HCT373N3 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：DIP
包装说明：DIP, DIP20,.3针数：20
Reach Compliance Code：not_compliantHTS代码：8542.39.00.01
风险等级：5.1系列：HCT
JESD-30 代码：R-PDIP-T20长度：25.4 mm
逻辑集成电路类型：BUS DRIVER最大I（ol）：0.006 A
位数：8功能数量：1
端口数量：2端子数量：20
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：DIP
封装等效代码：DIP20,.3封装形状：RECTANGULAR
封装形式：IN-LINE峰值回流温度（摄氏度）：NOT SPECIFIED
电源：5 V传播延迟（tpd）：65 ns
认证状态：Not Qualified座面最大高度：5.08 mm
子类别：FF/Latches最大供电电压 (Vsup)：5.5 V
最小供电电压 (Vsup)：4.5 V标称供电电压 (Vsup)：5 V
表面贴装：NO技术：CMOS
温度等级：INDUSTRIAL端子形式：THROUGH-HOLE
端子节距：2.54 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：7.62 mm
Base Number Matches：1

SN74HCT373N3 数据手册

 浏览型号SN74HCT373N3的Datasheet PDF文件第2页浏览型号SN74HCT373N3的Datasheet PDF文件第3页浏览型号SN74HCT373N3的Datasheet PDF文件第4页浏览型号SN74HCT373N3的Datasheet PDF文件第5页浏览型号SN74HCT373N3的Datasheet PDF文件第6页浏览型号SN74HCT373N3的Datasheet PDF文件第7页 
SN54HCT373, SN74HCT373  
OCTAL TRANSPARENT D-TYPE LATCHES  
WITH 3-STATE OUTPUTS  
SCLS009D – MARCH 1984 – REVISED AUGUST 2003  
SN54HCT373 . . .J OR W PACKAGE  
SN74HCT373 . . .DB, DW, N, NS, OR PW PACKAGE  
(TOP VIEW)  
Operating Voltage Range of 4.5 V to 5.5 V  
High-Current 3-State True Outputs Can  
Drive Up To 15 LSTTL Loads  
Low Power Consumption, 80-µA Max I  
Typical t = 21 ns  
pd  
6-mA Output Drive at 5 V  
OE  
1Q  
1D  
2D  
2Q  
3Q  
3D  
4D  
4Q  
V
CC  
8Q  
8D  
1
2
3
4
5
6
7
8
9
20  
19  
18  
CC  
17 7D  
16 7Q  
15 6Q  
Low Input Current of 1 µA Max  
Inputs Are TTL-Voltage Compatible  
Eight High-Current Latches in a Single  
Package  
14  
6D  
13 5D  
12 5Q  
11 LE  
Full Parallel Access for Loading  
GND 10  
description/ordering information  
SN54HCT373 . . .FK PACKAGE  
(TOP VIEW)  
These 8-bit latches feature 3-state outputs  
designed specifically for driving highly capacitive  
or relatively low-impedance loads. They are  
particularly suitable for implementing buffer  
registers, I/O ports, bidirectional bus drivers, and  
working registers.  
3
2
1
20 19  
18  
8D  
7D  
7Q  
2D  
2Q  
3Q  
3D  
4D  
4
5
6
7
8
17  
16  
The eight latches of the ’HCT373 devices are  
transparent  
D-type  
latches.  
While  
the  
15 6Q  
14  
9 10 11 12 13  
latch-enable (LE) input is high, the Q outputs  
follow the data (D) inputs. When LE is taken low,  
the Q outputs are latched at the levels that were  
set up at the D inputs.  
6D  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
PACKAGE  
T
A
PDIP – N  
Tube of 20  
Tube of 25  
Reel of 2000  
Reel of 2000  
Reel of 2000  
Tube of 70  
Reel of 2000  
Reel of 250  
Tube of 20  
Tube of 85  
Tube of 55  
SN74HCT373N  
SN74HCT373N  
SN74HCT373DW  
SN74HCT373DWR  
SN74HCT373NSR  
SN74HCT373DBR  
SN74HCT373PW  
SN74HCT373PWR  
SN74HCT373PWT  
SNJ54HCT373J  
SOIC – DW  
HCT373  
SOP – NS  
HCT373  
HT373  
–40°C to 85°C  
SSOP – DB  
TSSOP – PW  
HT373  
CDIP – J  
CFP – W  
LCCC – FK  
SNJ54HCT373J  
SNJ54HCT373W  
–55°C to 125°C  
SNJ54HCT373W  
SNJ54HCT373FK  
SNJ54HCT373FK  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...15

中文翻译

下载PDF

与SN74HCT373N3相关器件

型号 品牌 获取价格 描述 数据表
SN74HCT373NE4 TI

获取价格

 		具有三态输出的八路透明 D 型锁存器 | N | 20 | -40 to 85
SN74HCT373NP1 TI

获取价格

 		IC,LATCH,SINGLE,8-BIT,HCT-CMOS,DIP,20PIN,PLASTIC
SN74HCT373NSR TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74HCT373NSRE4 TI

获取价格

 		Octal Transparent D-Type Latches With 3-State Outputs 20-SO -40 to 85
SN74HCT373PW TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74HCT373PWG4 TI

获取价格

 		Octal Transparent D-Type Latches With 3-State Outputs 20-TSSOP -40 to 85
SN74HCT373PWLE TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74HCT373PWR TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74HCT373PWT TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74HCT373PWTG4 TI

获取价格

 		Octal Transparent D-Type Latches With 3-State Outputs 20-TSSOP -40 to 85

与SN74HCT373N3相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证