ꢀꢁ ꢂꢃ ꢄꢅ ꢆꢇ ꢃꢃ ꢈꢉ ꢊ
ꢋ ꢅꢆꢌꢍ ꢎꢏꢐ ꢐ ꢉꢑ ꢌꢁꢒ ꢍ ꢓꢁ ꢉ ꢒ ꢑꢓ ꢔ ꢉꢑ
ꢕ ꢓꢆ ꢄ ꢖ ꢈꢀꢆꢌꢆ ꢉ ꢋ ꢏꢆ ꢊꢏ ꢆꢀ
SCLS562 − JANUARY 2004
D
Controlled Baseline
− One Assembly/Test Site, One Fabrication
Site
D
D
D
D
D
Typical t = 13 ns
pd
6-mA Output Drive at 5 V
Low Input Current of 1 µA Max
Inputs Are TTL-Voltage Compatible
D
D
Extended Temperature Performance of
−40°C to 125°C
Enhanced Diminishing Manufacturing
Sources (DMS) Support
3-State Outputs Drive Bus Lines or Buffer
Memory Address Registers
D
D
D
D
Enhanced Product-Change Notification
PW PACKAGE
(TOP VIEW)
†
Qualification Pedigree
Operating Voltage Range of 4.5 V to 5.5 V
1OE
1A1
2Y4
1A2
2Y3
1A3
2Y2
1A4
2Y1
V
CC
1
2
3
4
5
6
7
8
9
20
19
18
17
High-Current Outputs Drive Up To 15
LSTTL Loads
2OE
1Y1
2A4
D
Low Power Consumption, 160-µA Max I
CC
†
Component qualification in accordance with JEDEC and industry
standards to ensure reliable operation over an extended
temperature range. This includes, but is not limited to, Highly
Accelerated Stress Test (HAST) or biased 85/85, temperature
cycle, autoclave or unbiased HAST, electromigration, bond
intermetallic life, and mold compound life. Such qualification
testing should not be viewed as justifying use of this component
beyond specified performance and environmental limits.
16 1Y2
2A3
15
14 1Y3
13 2A2
12 1Y4
11 2A1
GND 10
description/ordering information
This octal buffer and line driver is designed specifically to improve both the performance and density of 3-state
memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The SN74HCT244 device
is organized as two 4-bit buffers/drivers, with separate output-enable (OE) inputs. When OE is low, the device
passes noninverted data from the A inputs to the Y outputs. When OE is high, the outputs are in the
high-impedance state.
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
‡
T
A
PACKAGE
−40°C to 125°C
TSSOP − PW Tape and reel
SN74HCT244QPWREP
SHT244EP
‡
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
FUNCTION TABLE
(each buffer/driver)
INPUTS
OUTPUT
Y
OE
A
H
L
L
L
H
L
H
X
Z
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
ꢊ
ꢊ
ꢑ
ꢋ
ꢦ
ꢒ
ꢡ
ꢏ
ꢅ
ꢟ
ꢆ
ꢠ
ꢓ
ꢚ
ꢋ
ꢘ
ꢁ
ꢙ
ꢒ
ꢌ
ꢆ
ꢌ
ꢗ
ꢘ
ꢢ
ꢙ
ꢚ
ꢠ
ꢛ
ꢜ
ꢝ
ꢝ
ꢞ
ꢞ
ꢗ
ꢗ
ꢚ
ꢚ
ꢘ
ꢘ
ꢗ
ꢟ
ꢟ
ꢣ
ꢠ
ꢡ
ꢛ
ꢛ
ꢢ
ꢢ
ꢘ
ꢞ
ꢝ
ꢜ
ꢟ
ꢟ
ꢚ
ꢙ
ꢣ
ꢆꢢ
ꢡ
ꢤ
ꢟ
ꢥ
ꢗ
ꢠ
ꢝ
ꢟ
ꢞ
ꢗ
ꢞ
ꢚ
ꢛ
ꢘ
ꢡ
ꢦ
ꢝ
ꢘ
ꢞ
ꢞ
ꢢ
ꢟ
ꢧ
Copyright 2004, Texas Instruments Incorporated
ꢛ
ꢚ
ꢠ
ꢞ
ꢚ
ꢛ
ꢜ
ꢞ
ꢚ
ꢟ
ꢣ
ꢗ
ꢙ
ꢗ
ꢠ
ꢢ
ꢛ
ꢞ
ꢨ
ꢞ
ꢢ
ꢛ
ꢚ
ꢙ
ꢩ
ꢝ
ꢓ
ꢘ
ꢜ
ꢢ
ꢟ
ꢞ
ꢝ
ꢘ
ꢦ
ꢝ
ꢛ
ꢦ
ꢪ
ꢝ
ꢞ ꢢ ꢟ ꢞꢗ ꢘꢬ ꢚꢙ ꢝ ꢥꢥ ꢣꢝ ꢛ ꢝ ꢜ ꢢ ꢞ ꢢ ꢛ ꢟ ꢧ
ꢛ
ꢛ
ꢝ
ꢘ
ꢞ
ꢫ
ꢧ
ꢊ
ꢛ
ꢚ
ꢦ
ꢡ
ꢠ
ꢞ
ꢗ
ꢚ
ꢘ
ꢣ
ꢛ
ꢚ
ꢠ
ꢢ
ꢟ
ꢟ
ꢗ
ꢘ
ꢬ
ꢦ
ꢚ
ꢢ
ꢟ
ꢘ
ꢚ
ꢞ
ꢘ
ꢢ
ꢠ
ꢢ
ꢟ
ꢟ
ꢝ
ꢛ
ꢗ
ꢥ
ꢫ
ꢗ
ꢘ
ꢠ
ꢥ
ꢡ
ꢦ
ꢢ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265