5秒后页面跳转
SN74HCT125DR PDF预览

SN74HCT125DR

更新时间: 2023-06-19 15:35:29
品牌 Logo 应用领域
德州仪器 - TI 驱动总线驱动器总线收发器
页数 文件大小 规格书
5页 98K
描述
具有 TTL 兼容型 CMOS 输入和三态输出的 4 通道、4.5V 至 5.5V 缓冲器 | D | 14 | -40 to 85

SN74HCT125DR 数据手册

 浏览型号SN74HCT125DR的Datasheet PDF文件第2页浏览型号SN74HCT125DR的Datasheet PDF文件第3页浏览型号SN74HCT125DR的Datasheet PDF文件第4页浏览型号SN74HCT125DR的Datasheet PDF文件第5页 
SN54HCT125, SN74HCT125  
QUADRUPLE BUS BUFFER GATES  
WITH 3-STATE OUTPUTS  
SCLS069C – NOVEMBER 1988 – REVISED MAY 1997  
SN54HCT125 . . . J OR W PACKAGE  
SN74HCT125 . . . D OR N PACKAGE  
(TOP VIEW)  
Inputs Are TTL-Voltage Compatible  
High-Current 3-State Outputs Drive Bus  
Lines or Buffer Memory Address Registers  
Package Options Include Plastic  
Small-Outline (D) and Ceramic Flat (W)  
Packages, Ceramic Chip Carriers (FK), and  
Standard Plastic (N) and Ceramic (J)  
300-mil DIPs  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
1OE  
1A  
1Y  
2OE  
2A  
2Y  
V
CC  
4OE  
4A  
4Y  
3OE  
3A  
description  
8
GND  
3Y  
These bus buffer gates feature independent line  
drivers with 3-state outputs. Each output is  
disasbled when the associated output-enable  
(OE) input is high.  
SN54HCT125 . . . FK PACKAGE  
(TOP VIEW)  
The SN54HCT125 is characterized for operation  
over the full military temperature range of –55°C  
to 125°C. The SN74HCT125 is characterized for  
operation from –40°C to 85°C.  
3
2
1
20 19  
18  
4A  
NC  
4Y  
1Y  
NC  
4
5
6
7
8
17  
16  
2OE  
NC  
15 NC  
14  
9 10 11 12 13  
FUNCTION TABLE  
(each gate)  
3OE  
2A  
INPUTS  
OUTPUT  
Y
OE  
A
H
L
L
L
H
L
NC – No internal connection  
H
X
Z
logic symbol  
1
1OE  
2
EN  
3
1Y  
1B  
4
2OE  
5
6
2Y  
2B  
10  
3OE  
3B  
8
9
3Y  
13  
12  
4OE  
4B  
11  
4Y  
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for the D, J, N, and W packages.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 1997, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74HCT125DR 替代型号

型号 品牌 替代类型 描述 数据表
SN74HCT125DRE4 TI

完全替代

具有 TTL 兼容型 CMOS 输入和三态输出的 4 通道、4.5V 至 5.5V 缓冲器
SN74HCT125D TI

完全替代

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

与SN74HCT125DR相关器件

型号 品牌 获取价格 描述 数据表
SN74HCT125DRE4 TI

获取价格

具有 TTL 兼容型 CMOS 输入和三态输出的 4 通道、4.5V 至 5.5V 缓冲器
SN74HCT125DTE4 TI

获取价格

HCT SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, GREEN, PLASTIC, SOIC-14
SN74HCT125DTG4 TI

获取价格

HCT SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, GREEN, PLASTIC, SOIC-14
SN74HCT125N TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74HCT125NE4 TI

获取价格

具有 TTL 兼容型 CMOS 输入和三态输出的 4 通道、4.5V 至 5.5V 缓冲器
SN74HCT126 TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74HCT126D TI

获取价格

Quadruple Bus Buffer Gates With 3-State Outputs 14-SOIC -40 to 85
SN74HCT126DR TI

获取价格

Quadruple Bus Buffer Gates With 3-State Outputs 14-SOIC -40 to 85
SN74HCT126N TI

获取价格

Quadruple Bus Buffer Gates With 3-State Outputs 14-PDIP -40 to 85
SN74HCT137DW-00 TI

获取价格

HCT SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16