5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN74HC367NSRE4
SN74HC367NSRE4 PDF预览

SN74HC367NSRE4

更新时间： 2024-01-30 18:23:19
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
15页 513K
描述
HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74HC367NSRE4 技术参数

生命周期：Contact Manufacturer包装说明：SOP,
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.56其他特性：ONE FUNCTION WITH TWO BITS
系列：HC/UHJESD-30 代码：R-PDSO-G16
长度：10.2 mm逻辑集成电路类型：BUS DRIVER
位数：4功能数量：2
端口数量：2端子数量：16
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：SOP
封装形状：RECTANGULAR封装形式：SMALL OUTLINE
传播延迟（tpd）：150 ns座面最大高度：2 mm
最大供电电压 (Vsup)：6 V最小供电电压 (Vsup)：2 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL宽度：5.3 mm
Base Number Matches：1

SN74HC367NSRE4 数据手册

 浏览型号SN74HC367NSRE4的Datasheet PDF文件第2页浏览型号SN74HC367NSRE4的Datasheet PDF文件第3页浏览型号SN74HC367NSRE4的Datasheet PDF文件第4页浏览型号SN74HC367NSRE4的Datasheet PDF文件第5页浏览型号SN74HC367NSRE4的Datasheet PDF文件第6页浏览型号SN74HC367NSRE4的Datasheet PDF文件第7页 
ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢉ
ꢀ
ꢁ
ꢈ
ꢄꢊꢋ ꢌꢍꢎ ꢎ ꢊꢏꢀ ꢐꢁꢑ ꢒ ꢓꢁꢊ ꢑ ꢏꢓ ꢔ ꢊꢏ  
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢀ
ꢀ
ꢕ
ꢓ
ꢖ
ꢄ
ꢆ
ꢗ
ꢀ
ꢖ
ꢐ
ꢖ
ꢊ
ꢘ
ꢍ
ꢖ
ꢙ
ꢍ
ꢖ
SCLS309D − JANUARY 1996 − REVISED SEPTEMBER 2003  
SN54HC367 . . . J OR W PACKAGE  
SN74HC367 . . . D, N, NS, OR PW PACKAGE  
(TOP VIEW)  
D
D
Wide Operating Voltage Range of 2 V to 6 V  
High-Current 3-State Outputs Drive Bus  
Lines, Buffer Memory Address Registers,  
or Drive Up To 15 LSTTL Loads  
1OE  
1A1  
1Y1  
1A2  
1Y2  
1A3  
1Y3  
GND  
V
CC  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
2OE  
2A2  
2Y2  
D
D
D
D
D
True Outputs  
Low Power Consumption, 80-µA Max I  
CC  
Typical t = 10 ns  
pd  
6-mA Output Drive at 5 V  
12 2A1  
11  
10  
9
2Y1  
1A4  
1Y4  
Low Input Current of 1 µA Max  
description/ordering information  
SN54HC367 . . . FK PACKAGE  
(TOP VIEW)  
These hex buffers and line drivers are designed  
specifically to improve both the performance and  
density of 3-state memory address drivers, clock  
drivers, and bus-oriented receivers and  
transmitters. The ’HC367 devices are organized  
as dual 4-line and 2-line buffers/drivers with  
active-low output-enable (1OE and 2OE) inputs.  
When OE is low, the device passes noninverted  
data from the A inputs to the Y outputs. When OE  
is high, the outputs are in the high-impedance  
state.  
3
2
1
20 19  
18  
2A2  
2Y2  
NC  
1Y1  
1A2  
NC  
4
5
6
7
8
17  
16  
15 2A1  
14  
9 10 11 12 13  
1Y2  
1A3  
2Y1  
NC − No internal connection  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
PACKAGE  
T
A
PDIP − N  
Tube of 25  
Tube of 40  
Reel of 2500  
Reel of 250  
Reel of 2000  
Tube of 90  
Reel of 2000  
Reel of 250  
Tube of 25  
Tube of 150  
Tube of 55  
SN74HC367N  
SN74HC367N  
SN74HC367D  
SN74HC367DR  
SN74HC367DT  
SN74HC367NSR  
SN74HC367PW  
SN74HC367PWR  
SN74HC367PWT  
SNJ54HC367J  
SNJ54HC367W  
SNJ54HC367FK  
SOIC − D  
SOP − NS  
HC367  
HC367  
−40°C to 85°C  
TSSOP − PW  
HC367  
CDIP − J  
CFP − W  
LCCC − FK  
SNJ54HC367J  
SNJ54HC367W  
SNJ54HC367FK  
−55°C to 125°C  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
ꢙ
ꢙ
ꢏ
ꢘ
ꢩ
ꢑ
ꢤ
ꢠ
ꢍ
ꢅ
ꢢ
ꢖ
ꢣ
ꢭ
ꢓ
ꢝ
ꢘ
ꢛ
ꢞ
ꢁ
ꢜ
ꢑ
ꢐ
ꢖ
ꢐ
ꢚ
ꢛ
ꢥ
ꢤ
ꢜ
ꢝ
ꢣ
ꢣ
ꢞ
ꢟ
ꢠ
ꢠ
ꢛ
ꢡ
ꢡ
ꢚ
ꢚ
ꢦ
ꢝ
ꢝ
ꢞ
ꢛ
ꢛ
ꢝ
ꢚ
ꢢ
ꢢ
ꢦ
ꢢ
ꢣ
ꢤ
ꢞ
ꢞ
ꢥ
ꢥ
ꢛ
ꢡ
ꢠ
ꢟ
ꢢ
ꢢ
ꢢ
ꢛ
ꢝ
ꢜ
ꢦ
ꢤ
ꢧ
ꢢ
ꢢ
ꢨ
ꢚ
ꢣ
ꢠ
ꢢ
ꢡ
ꢚ
ꢡ
ꢮ
ꢝ
ꢞ
ꢛ
ꢤ
ꢩ
ꢠ
ꢛ
ꢩ
ꢡ
ꢡ
ꢥ
ꢢ
ꢥ
ꢪ
Copyright 2003, Texas Instruments Incorporated  
ꢘ ꢛ ꢦ ꢞ ꢝꢩ ꢤꢣ ꢡꢢ ꢣꢝ ꢟꢦ ꢨꢚ ꢠꢛ ꢡ ꢡꢝ ꢰꢓ ꢒꢗ ꢙꢏ ꢎ ꢗꢆꢱꢂ ꢆꢂꢉ ꢠꢨꢨ ꢦꢠ ꢞ ꢠ ꢟꢥ ꢡꢥꢞ ꢢ ꢠ ꢞ ꢥ ꢡꢥ ꢢꢡꢥ ꢩ  
ꢞ
ꢝ
ꢣ
ꢡ
ꢝ
ꢞ
ꢟ
ꢡ
ꢝ
ꢢ
ꢦ
ꢚ
ꢜ
ꢚ
ꢣ
ꢥ
ꢞ
ꢡ
ꢫ
ꢡ
ꢥ
ꢞ
ꢝ
ꢜ
ꢖ
ꢥ
ꢬ
ꢠ
ꢓ
ꢛ
ꢟ
ꢥ
ꢢ
ꢡ
ꢠ
ꢛ
ꢩ
ꢞ
ꢩ
ꢠ
ꢡ ꢥ ꢢ ꢡꢚ ꢛꢯ ꢝꢜ ꢠ ꢨꢨ ꢦꢠ ꢞ ꢠ ꢟ ꢥ ꢡ ꢥ ꢞ ꢢ ꢪ  
ꢞ
ꢠ
ꢛ
ꢡ
ꢮ
ꢪ
ꢙ
ꢞ
ꢝ
ꢩ
ꢡ
ꢚ
ꢝ
ꢣ
ꢥ
ꢢ
ꢚ
ꢛ
ꢯ
ꢩ
ꢝ
ꢥ
ꢝ
ꢡ
ꢛ
ꢥ
ꢣ
ꢥ
ꢢ
ꢠ
ꢞ
ꢚ
ꢨ
ꢚ
ꢛ
ꢣ
ꢨ
ꢤ
ꢤ ꢛꢨ ꢥꢢꢢ ꢝ ꢡꢫꢥ ꢞ ꢭꢚ ꢢꢥ ꢛ ꢝꢡꢥ ꢩꢪ ꢘ ꢛ ꢠꢨ ꢨ ꢝ ꢡꢫꢥ ꢞ ꢦꢞ ꢝ ꢩꢤꢣ ꢡꢢ ꢉ ꢦꢞ ꢝ ꢩꢤꢣ ꢡꢚꢝ ꢛ  
ꢡ
ꢦ
ꢞ
ꢝ
ꢣ
ꢥ
ꢢ
ꢢ
ꢚ
ꢛ
ꢯ
ꢩ
ꢝ
ꢥ
ꢢ
ꢛ
ꢝ
ꢡ
ꢛ
ꢥ
ꢣ
ꢥ
ꢢ
ꢢ
ꢠ
ꢞ
ꢚ
ꢨ
ꢮ
ꢚ
ꢛ
ꢣ
ꢨ
ꢤ
ꢩ
ꢥ
ꢡ
ꢥ
ꢢ
ꢚ
ꢛ
ꢯ
ꢝ
ꢜ
ꢠ
ꢨ
ꢨ
ꢦ
ꢠ
ꢞ
ꢠ
ꢟ
ꢥ
ꢡ
ꢥ
ꢞ
ꢢ
ꢪ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...15

中文翻译

下载PDF

与SN74HC367NSRE4相关器件

型号 品牌 获取价格 描述 数据表
SN74HC367NSRG4 TI

获取价格

 		HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
SN74HC367PW TI

获取价格

 		HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
SN74HC367PWE4 ROCHESTER

获取价格

 		Bus Driver, HC/UH Series, 2-Func, 4-Bit, True Output, CMOS, PDSO16, GREEN, PLASTIC, TSSOP-
SN74HC367PWE4 TI

获取价格

 		HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
SN74HC367PWG4 TI

获取价格

 		HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
SN74HC367PWR TI

获取价格

 		HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
SN74HC367PWRE4 ROCHESTER

获取价格

 		Bus Driver, HC/UH Series, 2-Func, 4-Bit, True Output, CMOS, PDSO16, GREEN, PLASTIC, TSSOP-
SN74HC367PWRE4 TI

获取价格

 		HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
SN74HC367PWRG4 TI

获取价格

 		HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
SN74HC367PWRG4 ROCHESTER

获取价格

 		Bus Driver, HC/UH Series, 2-Func, 4-Bit, True Output, CMOS, PDSO16, GREEN, PLASTIC, TSSOP-

与SN74HC367NSRE4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证