5秒后页面跳转
SN74HC125NE4 PDF预览

SN74HC125NE4

更新时间: 2024-11-05 06:12:55
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器逻辑集成电路光电二极管输出元件PC
页数 文件大小 规格书
17页 637K
描述
QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SN74HC125NE4 技术参数

是否Rohs认证: 符合生命周期:Active
零件包装代码:DIP包装说明:DIP, DIP14,.3
针数:14Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.31.00.01
Factory Lead Time:1 week风险等级:5
Samacsys Confidence:3Samacsys Status:Released
Samacsys PartID:181930Samacsys Pin Count:14
Samacsys Part Category:Integrated CircuitSamacsys Package Category:Dual-In-Line Packages
Samacsys Footprint Name:N (R-PDIP-T)Samacsys Released Date:2020-01-03 11:37:40
Is Samacsys:N控制类型:ENABLE LOW
计数方向:UNIDIRECTIONAL系列:HC/UH
JESD-30 代码:R-PDIP-T14JESD-609代码:e4
长度:19.305 mm负载电容(CL):150 pF
逻辑集成电路类型:BUS DRIVER最大I(ol):0.006 A
位数:1功能数量:4
端口数量:2端子数量:14
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP14,.3封装形状:RECTANGULAR
封装形式:IN-LINE包装方法:TUBE
峰值回流温度(摄氏度):NOT SPECIFIED电源:2/6 V
最大电源电流(ICC):0.08 mAProp。Delay @ Nom-Sup:30 ns
传播延迟(tpd):190 ns认证状态:Not Qualified
座面最大高度:5.08 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7.62 mm
Base Number Matches:1

SN74HC125NE4 数据手册

 浏览型号SN74HC125NE4的Datasheet PDF文件第2页浏览型号SN74HC125NE4的Datasheet PDF文件第3页浏览型号SN74HC125NE4的Datasheet PDF文件第4页浏览型号SN74HC125NE4的Datasheet PDF文件第5页浏览型号SN74HC125NE4的Datasheet PDF文件第6页浏览型号SN74HC125NE4的Datasheet PDF文件第7页 
ꢊ ꢋꢌꢍꢎ ꢋꢏꢐ ꢑ ꢒꢋꢀ ꢒꢋꢓ ꢓ ꢑꢎ ꢔ ꢌꢕꢑ  
ꢖ ꢗꢕ ꢄ ꢘ ꢙꢀꢕꢌꢕ ꢑ ꢚ ꢋꢕ ꢏ ꢋꢕ  
SCLS104D − MARCH 1984 − REVISED AUGUST 2003  
D
D
Wide Operating Voltage Range of 2 V to 6 V  
D
D
D
Typical t = 11 ns  
pd  
6-mA Output Drive at 5 V  
High-Current 3-State Outputs Interface  
Directly With System Bus or Can Drive Up  
To 15 LSTTL Loads  
Low Input Current of 1 µA Max  
D
Low Power Consumption, 80-µA Max I  
CC  
SN54HC125 . . . FK PACKAGE  
(TOP VIEW)  
SN54HC125 . . . J OR W PACKAGE  
SN74HC125 . . . D, DB, N, NS, OR PW PACKAGE  
(TOP VIEW)  
1OE  
1A  
V
CC  
13 4OE  
1
2
3
4
5
6
7
14  
3
2
1
20 19  
18  
4A  
NC  
4Y  
1Y  
NC  
4
5
6
7
8
12  
11  
10  
9
1Y  
4A  
17  
16  
2OE  
2A  
4Y  
2OE  
NC  
3OE  
3A  
15 NC  
14  
9 10 11 12 13  
2Y  
3OE  
2A  
8
GND  
3Y  
NC − No internal connection  
description/ordering information  
These quadruple bus buffer gates feature independent line drivers with 3-state outputs. Each output is disabled  
when the associated output-enable (OE) input is high.  
To ensure the high-impedance state during power up or power down, OE should be tied to V  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
through a pullup  
CC  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
PDIP − N  
SOIC − D  
Tube of 25  
Tube of 50  
Reel of 2500  
Reel of 250  
Reel of 2000  
Reel of 2000  
Reel of 2000  
Reel of 250  
Tube of 25  
Tube of 150  
Tube of 55  
SN74HC125N  
SN74HC125N  
SN74HC125D  
SN74HC125DR  
SN74HC125DT  
SN74HC125NSR  
SN74HC125DBR  
SN74HC125PWR  
SN74HC125PWT  
SNJ54HC125J  
SNJ54HC125W  
SNJ54HC125FK  
HC125  
−40°C to 85°C  
SOP − NS  
HC125  
HC125  
SSOP − DB  
TSSOP − PW  
HC125  
CDIP − J  
CFP − W  
LCCC − FK  
SNJ54HC125J  
SNJ54HC125W  
SNJ54HC125FK  
−55°C to 125°C  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
ꢚ ꢜ ꢧ ꢟ ꢞꢪ ꢥꢤ ꢢꢣ ꢤꢞ ꢠꢧ ꢩꢛ ꢡꢜ ꢢ ꢢꢞ ꢱꢗ ꢐꢙ ꢏꢎ ꢓ ꢙꢘꢲꢂ ꢘꢂꢈ ꢡꢩꢩ ꢧꢡ ꢟ ꢡ ꢠꢦ ꢢꢦꢟ ꢣ ꢡ ꢟ ꢦ ꢢꢦ ꢣꢢꢦ ꢪ  
ꢢ ꢦ ꢣ ꢢꢛ ꢜꢰ ꢞꢝ ꢡ ꢩꢩ ꢧꢡ ꢟ ꢡ ꢠ ꢦ ꢢ ꢦ ꢟ ꢣ ꢫ  
ꢥ ꢜꢩ ꢦꢣꢣ ꢞ ꢢꢬꢦ ꢟ ꢮꢛ ꢣꢦ ꢜ ꢞꢢꢦ ꢪꢫ ꢚ ꢜ ꢡꢩ ꢩ ꢞ ꢢꢬꢦ ꢟ ꢧꢟ ꢞ ꢪꢥꢤ ꢢꢣ ꢈ ꢧꢟ ꢞ ꢪꢥꢤ ꢢꢛꢞ ꢜ  
ꢞꢦ  
ꢜꢤ  
ꢠꢦ  
ꢦꢟ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74HC125NE4 替代型号

型号 品牌 替代类型 描述 数据表
SN74HC125N TI

完全替代

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
CD74HC125E TI

类似代替

High Speed CMOS Logic Quad Buffer, Three-State
SN54HC125J TI

类似代替

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

与SN74HC125NE4相关器件

型号 品牌 获取价格 描述 数据表
SN74HC125NP3 ROCHESTER

获取价格

Bus Driver,
SN74HC125NP3 TI

获取价格

IC,BUFFER/DRIVER,SINGLE,4-BIT,HC-CMOS,DIP,14PIN,PLASTIC
SN74HC125NSR TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74HC125NSRE4 TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74HC125NSRG4 TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74HC125PWR TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74HC125PWRE4 TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74HC125PWRG4 TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74HC125PWT TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74HC125PWTE4 TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS