5秒后页面跳转
SN74HC125DR PDF预览

SN74HC125DR

更新时间: 2024-11-20 11:55:27
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
17页 637K
描述
QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SN74HC125DR 数据手册

 浏览型号SN74HC125DR的Datasheet PDF文件第2页浏览型号SN74HC125DR的Datasheet PDF文件第3页浏览型号SN74HC125DR的Datasheet PDF文件第4页浏览型号SN74HC125DR的Datasheet PDF文件第5页浏览型号SN74HC125DR的Datasheet PDF文件第6页浏览型号SN74HC125DR的Datasheet PDF文件第7页 
ꢊ ꢋꢌꢍꢎ ꢋꢏꢐ ꢑ ꢒꢋꢀ ꢒꢋꢓ ꢓ ꢑꢎ ꢔ ꢌꢕꢑ  
ꢖ ꢗꢕ ꢄ ꢘ ꢙꢀꢕꢌꢕ ꢑ ꢚ ꢋꢕ ꢏ ꢋꢕ  
SCLS104D − MARCH 1984 − REVISED AUGUST 2003  
D
D
Wide Operating Voltage Range of 2 V to 6 V  
D
D
D
Typical t = 11 ns  
pd  
6-mA Output Drive at 5 V  
High-Current 3-State Outputs Interface  
Directly With System Bus or Can Drive Up  
To 15 LSTTL Loads  
Low Input Current of 1 µA Max  
D
Low Power Consumption, 80-µA Max I  
CC  
SN54HC125 . . . FK PACKAGE  
(TOP VIEW)  
SN54HC125 . . . J OR W PACKAGE  
SN74HC125 . . . D, DB, N, NS, OR PW PACKAGE  
(TOP VIEW)  
1OE  
1A  
V
CC  
13 4OE  
1
2
3
4
5
6
7
14  
3
2
1
20 19  
18  
4A  
NC  
4Y  
1Y  
NC  
4
5
6
7
8
12  
11  
10  
9
1Y  
4A  
17  
16  
2OE  
2A  
4Y  
2OE  
NC  
3OE  
3A  
15 NC  
14  
9 10 11 12 13  
2Y  
3OE  
2A  
8
GND  
3Y  
NC − No internal connection  
description/ordering information  
These quadruple bus buffer gates feature independent line drivers with 3-state outputs. Each output is disabled  
when the associated output-enable (OE) input is high.  
To ensure the high-impedance state during power up or power down, OE should be tied to V  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
through a pullup  
CC  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
PDIP − N  
SOIC − D  
Tube of 25  
Tube of 50  
Reel of 2500  
Reel of 250  
Reel of 2000  
Reel of 2000  
Reel of 2000  
Reel of 250  
Tube of 25  
Tube of 150  
Tube of 55  
SN74HC125N  
SN74HC125N  
SN74HC125D  
SN74HC125DR  
SN74HC125DT  
SN74HC125NSR  
SN74HC125DBR  
SN74HC125PWR  
SN74HC125PWT  
SNJ54HC125J  
SNJ54HC125W  
SNJ54HC125FK  
HC125  
−40°C to 85°C  
SOP − NS  
HC125  
HC125  
SSOP − DB  
TSSOP − PW  
HC125  
CDIP − J  
CFP − W  
LCCC − FK  
SNJ54HC125J  
SNJ54HC125W  
SNJ54HC125FK  
−55°C to 125°C  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
ꢚ ꢜ ꢧ ꢟ ꢞꢪ ꢥꢤ ꢢꢣ ꢤꢞ ꢠꢧ ꢩꢛ ꢡꢜ ꢢ ꢢꢞ ꢱꢗ ꢐꢙ ꢏꢎ ꢓ ꢙꢘꢲꢂ ꢘꢂꢈ ꢡꢩꢩ ꢧꢡ ꢟ ꢡ ꢠꢦ ꢢꢦꢟ ꢣ ꢡ ꢟ ꢦ ꢢꢦ ꢣꢢꢦ ꢪ  
ꢢ ꢦ ꢣ ꢢꢛ ꢜꢰ ꢞꢝ ꢡ ꢩꢩ ꢧꢡ ꢟ ꢡ ꢠ ꢦ ꢢ ꢦ ꢟ ꢣ ꢫ  
ꢥ ꢜꢩ ꢦꢣꢣ ꢞ ꢢꢬꢦ ꢟ ꢮꢛ ꢣꢦ ꢜ ꢞꢢꢦ ꢪꢫ ꢚ ꢜ ꢡꢩ ꢩ ꢞ ꢢꢬꢦ ꢟ ꢧꢟ ꢞ ꢪꢥꢤ ꢢꢣ ꢈ ꢧꢟ ꢞ ꢪꢥꢤ ꢢꢛꢞ ꢜ  
ꢞꢦ  
ꢜꢤ  
ꢠꢦ  
ꢦꢟ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74HC125DR 替代型号

型号 品牌 替代类型 描述 数据表
SN74HC125DT TI

完全替代

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74HC125NSR TI

完全替代

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74HC125DRE4 TI

完全替代

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

与SN74HC125DR相关器件

型号 品牌 获取价格 描述 数据表
SN74HC125DRE4 TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74HC125DRG4 TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74HC125DT TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74HC125DTE4 TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74HC125DTG4 TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74HC125FH ROCHESTER

获取价格

Bus Driver,
SN74HC125FHP4 TI

获取价格

IC,BUFFER/DRIVER,SINGLE,4-BIT,HC-CMOS,LLCC,20PIN,CERAMIC
SN74HC125IPWRG4Q1 TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74HC125IPWRQ1 TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74HC125J TI

获取价格

IC,BUFFER/DRIVER,SINGLE,4-BIT,HC-CMOS,DIP,14PIN,CERAMIC