5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN74GTLPH1645DGG
SN74GTLPH1645DGG PDF预览

SN74GTLPH1645DGG

更新时间： 2024-11-28 13:13:47
品牌 Logo 应用领域
德州仪器 - TI 总线收发器
页数 文件大小 规格书
17页 254K
描述
GTLP SERIES, DUAL 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO56, PLASTIC, TSSOP-56

阅读下载

中文翻译

获取价格

SN74GTLPH1645DGG 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：TSSOP包装说明：TSSOP, TSSOP56,.3,20
针数：56Reach Compliance Code：not_compliant
风险等级：5.51控制类型：COMMON CONTROL
计数方向：BIDIRECTIONAL系列：GTLP
JESD-30 代码：R-PDSO-G56长度：14 mm
逻辑集成电路类型：BUS TRANSCEIVER最大I（ol）：0.1 A
位数：8功能数量：2
端口数量：2端子数量：56
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装等效代码：TSSOP56,.3,20封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度（摄氏度）：NOT SPECIFIED
电源：3.3 V最大电源电流（ICC）：40 mA
传播延迟（tpd）：8.4 ns认证状态：Not Qualified
座面最大高度：1.2 mm子类别：Bus Driver/Transceivers
最大供电电压 (Vsup)：3.45 V最小供电电压 (Vsup)：3.15 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
技术：BICMOS温度等级：INDUSTRIAL
端子形式：GULL WING端子节距：0.5 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
翻译：GTL/P & LVTTL宽度：6.1 mm
Base Number Matches：1

SN74GTLPH1645DGG 数据手册

 浏览型号SN74GTLPH1645DGG的Datasheet PDF文件第2页浏览型号SN74GTLPH1645DGG的Datasheet PDF文件第3页浏览型号SN74GTLPH1645DGG的Datasheet PDF文件第4页浏览型号SN74GTLPH1645DGG的Datasheet PDF文件第5页浏览型号SN74GTLPH1645DGG的Datasheet PDF文件第6页浏览型号SN74GTLPH1645DGG的Datasheet PDF文件第7页 
SN74GTLPH1645  
16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER  
www.ti.com  
SCES290D–OCTOBER 1999–REVISED JUNE 2005  
FEATURES  
DGG OR DGV PACKAGE  
•
•
•
•
Member of the Texas Instruments Widebus™  
Family  
(TOP VIEW)  
1DIR  
1A1  
1A2  
GND  
1A3  
1A4  
1OE  
1B1  
1
2
3
4
5
6
7
8
9
56  
55  
TI-OPC™ Circuitry Limits Ringing on  
Unevenly Loaded Backplanes  
54 1B2  
OEC™ Circuitry Improves Signal Integrity and  
Reduces Electromagnetic Interference  
GND  
1B3  
1B4  
53  
52  
51  
50  
Bidirectional Interface Between GTLP Signal  
Levels and LVTTL Logic Levels  
V
CC  
V
CC  
•
•
•
•
LVTTL Interfaces Are 5-V Tolerant  
High-Drive GTLP Outputs (100 mA)  
LVTTL Outputs (–24 mA/24 mA)  
GND  
1A5  
49 GND  
48 1B5  
47 1B6  
1A6 10  
GND  
1A7  
1A8  
GND  
1B7  
1B8  
11  
12  
13  
46  
45  
44  
Variable Edge-Rate Control (ERC) Input  
Selects GTLP Rise and Fall Times for Optimal  
Data-Transfer Rate and Signal Integrity in  
Distributed Loads  
GND 14  
ERC 15  
2A1 16  
2A2 17  
43 BIAS V  
CC  
42  
V
REF  
•
Ioff, Power-Up 3-State, and BIAS VCC Support  
Live Insertion  
41 2B1  
40 2B2  
•
•
Bus Hold on A-Port Data Inputs  
GND  
GND  
18  
39  
Distributed VCC and GND Pins Minimize  
High-Speed Switching Noise  
2A3 19  
2A4 20  
GND 21  
38 2B3  
37 2B4  
36 GND  
•
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
V
CC  
22  
35  
V
CC  
2A5 23  
2A6 24  
GND 25  
2A7 26  
2A8 27  
2DIR 28  
34 2B5  
33 2B6  
32 GND  
31 2B7  
30 2B8  
29 2OE  
DESCRIPTION/ORDERING INFORMATION  
The SN74GTLPH1645 is a high-drive, 16-bit bus transceiver that provides LVTTL-to-GTLP and GTLP-to-LVTTL  
signal-level translation. It is partitioned as two 8-bit transceivers. The device provides a high-speed interface  
between cards operating at LVTTL logic levels and a backplane operating at GTLP signal levels. High-speed  
(about three times faster than standard LVTTL or TTL) backplane operation is a direct result of GTLP's reduced  
output swing (<1 V), reduced input threshold levels, improved differential input, OEC™ circuitry, and TI-OPC™  
circuitry. Improved GTLP OEC and TI-OPC circuits minimize bus-settling time and have been designed and  
tested using several backplane models. The high drive allows incident-wave switching in heavily loaded  
backplanes with equivalent load impedance down to 11 Ω.  
GTLP is the Texas Instruments derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3.  
The ac specification of the SN74GTLPH1645 is given only at the preferred higher noise-margin GTLP, but the  
user has the flexibility of using this device at either GTL (VTT = 1.2 V and VREF = 0.8 V) or GTLP (VTT = 1.5 V and  
VREF = 1 V) signal levels.  
Normally, the B port operates at GTLP signal levels. The A-port and control inputs operate at LVTTL logic levels,  
but are 5-V tolerant and are compatible with TTL and 5-V CMOS inputs. VREF is the B-port differential input  
reference voltage.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus, TI-OPC, OEC are trademarks of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1999–2005, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
1234567...17

中文翻译

下载PDF

与SN74GTLPH1645DGG相关器件

型号 品牌 获取价格 描述 数据表
SN74GTLPH1645DGGR TI

获取价格

 		16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER
SN74GTLPH1645DGV TI

获取价格

 		暂无描述
SN74GTLPH1645DGVR TI

获取价格

 		16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER
SN74GTLPH1645GQLR TI

获取价格

 		16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER
SN74GTLPH1645ZQLR TI

获取价格

 		暂无描述
SN74GTLPH1655 TI

获取价格

 		16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE UNIVERSAL BUS TRANSCEIVER
SN74GTLPH1655DGG TI

获取价格

 		暂无描述
SN74GTLPH1655DGGR TI

获取价格

 		16-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE UNIVERSAL BUS TRANSCEIVER
SN74GTLPH16612 TI

获取价格

 		18-BIT LVTTL-TO-GTLP UNIVERSAL BUS TRANSCEIVER
SN74GTLPH16612DGG TI

获取价格

 		18-BIT LVTTL-TO-GTLP UNIVERSAL BUS TRANSCEIVER

与SN74GTLPH1645DGG相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证