5秒后页面跳转
SN74GTL1655DGGR PDF预览

SN74GTL1655DGGR

更新时间: 2024-11-06 12:47:03
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器触发器逻辑集成电路电视光电二极管信息通信管理
页数 文件大小 规格书
17页 461K
描述
16-BIT LVTTL-TO-GTL/GTL UNIVERSAL BUS TRANSCEIVER WITH LIVE INSERTION

SN74GTL1655DGGR 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TSSOP
包装说明:GREEN, PLASTIC, TSSOP-64针数:64
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:1.55Is Samacsys:N
控制类型:INDEPENDENT CONTROL计数方向:BIDIRECTIONAL
系列:GTL/TVCJESD-30 代码:R-PDSO-G64
JESD-609代码:e4长度:17 mm
逻辑集成电路类型:REGISTERED BUS TRANSCEIVER最大I(ol):0.024 A
湿度敏感等级:1位数:8
功能数量:2端口数量:2
端子数量:64最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP64,.32,20
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TR峰值回流温度(摄氏度):260
电源:3.3 V最大电源电流(ICC):80 mA
Prop。Delay @ Nom-Sup:6.5 ns传播延迟(tpd):5.8 ns
认证状态:Not Qualified座面最大高度:1.2 mm
子类别:Bus Driver/Transceiver最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:BICMOS
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
翻译:GTL/P & LVTTL触发器类型:POSITIVE EDGE
宽度:6.1 mmBase Number Matches:1

SN74GTL1655DGGR 数据手册

 浏览型号SN74GTL1655DGGR的Datasheet PDF文件第2页浏览型号SN74GTL1655DGGR的Datasheet PDF文件第3页浏览型号SN74GTL1655DGGR的Datasheet PDF文件第4页浏览型号SN74GTL1655DGGR的Datasheet PDF文件第5页浏览型号SN74GTL1655DGGR的Datasheet PDF文件第6页浏览型号SN74GTL1655DGGR的Datasheet PDF文件第7页 
SN74GTL1655  
16-BIT LVTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVER  
WITH LIVE INSERTION  
www.ti.com  
SCBS696IJULY 1997REVISED APRIL 2005  
FEATURES  
DGG PACKAGE  
Member of the Texas Instruments Widebus™  
(TOP VIEW)  
Family  
1
64  
63  
62  
61  
60  
59  
58  
57  
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
1OEAB  
1OEBA  
CLK  
1LEAB  
1LEBA  
UBT™ Transceiver Combines D-Type Latches  
and D-Type Flip-Flops for Operation in  
Transparent, Latched, or Clocked Modes  
2
3
V
CC  
4
1A1  
GND  
1A2  
V
ERC  
OEC™ Circuitry Improves Signal Integrity and  
Reduces Electromagnetic Interference  
5
GND  
1B1  
1B2  
GND  
1B3  
1B4  
1B5  
GND  
1B6  
1B7  
6
Translates Between GTL/GTL+ Signal Level  
and LVTTL Logic Levels  
7
1A3  
8
GND  
1A4  
GND  
1A5  
GND  
1A6  
High-Drive (100 mA), Low-Output-Impedance  
(12 ) Bus Transceiver (B Port)  
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
Edge-Rate-Control Input Configures the  
B-Port Output Rise and Fall Times  
Ioff, Power-Up 3-State, and BIAS VCC Support  
Live Insertion  
1A7  
V
CC  
V
CC  
Bus Hold on Data Inputs Eliminates the Need  
for External Pullup/Pulldown Resistors on A  
Port  
1A8  
2A1  
GND  
2A2  
2A3  
GND  
2A4  
2A5  
GND  
2A6  
GND  
2A7  
1B8  
2B1  
GND  
2B2  
2B3  
GND  
2B4  
2B5  
Distributed VCC and GND Pins Minimize  
High-Speed Switching Noise  
DESCRIPTION/ORDERING INFORMATION  
The SN74GTL1655 is  
low-output-impedance  
a
high-drive (100 mA),  
(12 ) 16-bit UBT™  
V
REF  
transceiver that provides LVTTL-to-GTL/GTL+ and  
GTL/GTL+-to-LVTTL signal-level translation. This  
device is partitioned as two 8-bit transceivers and  
combines D-type flip-flops and D-type latches to allow  
for transparent, latched, and clocked modes of data  
transfer similar to the '16501 function. This device  
provides an interface between cards operating at  
LVTTL logic levels and a backplane operating at  
GTL/GTL+ signal levels. Higher-speed operation is a  
direct result of the reduced output swing (<1 V),  
reduced input threshold levels, and OEC™ circuitry.  
2B6  
GND  
2B7  
V
CC  
2B8  
2A8  
GND  
2OEAB  
2OEBA  
BIAS V  
2LEAB  
2LEBA  
OE  
CC  
The  
high  
drive  
is  
suitable  
for  
driving  
double-terminated low-impedance backplanes using  
incident-wave switching.  
The user has the flexibility of using this device at either GTL (VTT = 1.2 V and VREF = 0.8 V) or the preferred  
higher noise margin GTL+ (VTT = 1.5 V and VREF = 1 V) signal levels. GTL+ is the Texas Instruments derivative  
of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The B port normally operates at GTL or  
GTL+ signal levels, while the A-port and control inputs are compatible with LVTTL logic levels, but are not 5-V  
tolerant. VREF is the reference input voltage for the B port.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus, UBT, OEC are trademarks of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1997–2005, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  

与SN74GTL1655DGGR相关器件

型号 品牌 获取价格 描述 数据表
SN74GTL1655DGGRE4 TI

获取价格

16-BIT LVTTL-TO-GTL/GTL UNIVERSAL BUS TRANSCEIVER WITH LIVE INSERTION
SN74GTL1655DGGRG4 TI

获取价格

16-BIT LVTTL-TO-GTL/GTL UNIVERSAL BUS TRANSCEIVER WITH LIVE INSERTION
SN74GTL16612 TI

获取价格

18-BIT LVTTL-TO-GTL/GTL UNIVERSAL BUS TRANSCEIVERS
SN74GTL16612A TI

获取价格

18-BIT LVTTL-TO-GTL UNIVERSAL BUS TRANSCEIVERS
SN74GTL16612ADGG TI

获取价格

18-BIT LVTTL-TO-GTL UNIVERSAL BUS TRANSCEIVERS
SN74GTL16612ADGGR TI

获取价格

18-BIT LVTTL-TO-GTL UNIVERSAL BUS TRANSCEIVERS
SN74GTL16612ADL TI

获取价格

18-BIT LVTTL-TO-GTL UNIVERSAL BUS TRANSCEIVERS
SN74GTL16612ADLR TI

获取价格

18-BIT LVTTL-TO-GTL UNIVERSAL BUS TRANSCEIVERS
SN74GTL16612DGG TI

获取价格

18-BIT LVTTL-TO-GTL/GTL UNIVERSAL BUS TRANSCEIVERS
SN74GTL16612DGGE4 TI

获取价格

GTL/TVC SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56