5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN74GTL1655DGG
SN74GTL1655DGG PDF预览

SN74GTL1655DGG

更新时间： 2024-11-05 22:16:03
品牌 Logo 应用领域
德州仪器 - TI 逻辑集成电路电视光电二极管
页数 文件大小 规格书
16页 267K
描述
16-BIT LVTTL-TO-GTL/GTL UNIVERSAL BUS TRANSCEIVERS WITH LIVE INSERTION

阅读下载

中文翻译

获取价格

SN74GTL1655DGG 技术参数

生命周期：Obsolete零件包装代码：TSSOP
包装说明：TSSOP-64针数：64
Reach Compliance Code：unknown风险等级：5.64
Is Samacsys：N系列：GTL/TVC
JESD-30 代码：R-PDSO-G64长度：17 mm
逻辑集成电路类型：REGISTERED BUS TRANSCEIVER位数：8
功能数量：2端口数量：2
端子数量：64最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：TSSOP封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH传播延迟（tpd）：6.2 ns
认证状态：Not Qualified座面最大高度：1.2 mm
最大供电电压 (Vsup)：3.6 V最小供电电压 (Vsup)：3 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
温度等级：INDUSTRIAL端子形式：GULL WING
端子节距：0.5 mm端子位置：DUAL
宽度：6.1 mmBase Number Matches：1

SN74GTL1655DGG 数据手册

 浏览型号SN74GTL1655DGG的Datasheet PDF文件第2页浏览型号SN74GTL1655DGG的Datasheet PDF文件第3页浏览型号SN74GTL1655DGG的Datasheet PDF文件第4页浏览型号SN74GTL1655DGG的Datasheet PDF文件第5页浏览型号SN74GTL1655DGG的Datasheet PDF文件第6页浏览型号SN74GTL1655DGG的Datasheet PDF文件第7页 
SN54GTL1655, SN74GTL1655  
16-BIT LVTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS  
WITH LIVE INSERTION  
SCBS696E – JULY 1997 – REVISED NOVEMBER 1999  
SN74GTL1655 . . . DGG PACKAGE  
Members of the Texas Instruments  
Widebus Family  
(TOP VIEW)  
UBT (Universal Bus Transceiver)  
Combines D-Type Latches and D-Type  
Flip-Flops for Operation in Transparent,  
Latched, or Clocked Mode  
1
64  
63  
62  
61  
60  
59  
58  
57  
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
1OEAB  
1OEBA  
CLK  
1LEAB  
1LEBA  
2
3
V
CC  
4
1A1  
GND  
1A2  
1A3  
GND  
1A4  
GND  
1A5  
GND  
1A6  
V
ERC  
Translate Between GTL/GTL+ Signal Level  
and LVTTL Logic Levels  
5
GND  
1B1  
1B2  
GND  
1B3  
1B4  
1B5  
GND  
1B6  
1B7  
6
High-Drive (100 mA),  
Low-Output-Impedance (12 Ω) Bus  
Transceiver (B Port)  
7
8
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
Edge-Rate-Control Input Configures the  
B-Port Output Rise and Fall Times  
I
, Power-Up 3-State, and BIAS V  
CC  
off  
Support Live Insertion  
1A7  
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors on A Port  
V
V
CC  
CC  
1A8  
2A1  
GND  
2A2  
2A3  
GND  
2A4  
2A5  
GND  
2A6  
GND  
2A7  
1B8  
2B1  
GND  
2B2  
2B3  
GND  
2B4  
2B5  
Distributed V  
Minimizes High-Speed Switching Noise  
and GND-Pin Configuration  
CC  
Package Options Include Thin Shrink  
Small-Outline (DGG) and Ceramic Quad  
Flat (HV) Packages  
description  
V
REF  
2B6  
GND  
2B7  
The ’GTL1655 devices are high-drive (100 mA),  
low-output-impedance (12 Ω) 16-bit universal bus  
transceivers (UBT) that provide LVTTL-to-  
GTL/GTL+ and GTL/GTL+-to-LVTTL signal-level  
translation. They are partitioned as two 8-bit  
transceivers and combine D-type flip-flops and  
D-type latches to allow for transparent, latched,  
and clocked modes of data transfer similar to the  
’16501 function. These devices provide an  
interface between cards operating at LVTTL logic  
levels and a backplane operating at GTL/GTL+  
signal levels. Higher-speed operation is a direct  
result of the reduced output swing (<1 V), reduced  
input threshold levels and output edge control  
(OEC ). The high drive is suitable for driving  
double-terminated low-impedance backplanes  
using incident-wave switching.  
V
2B8  
CC  
2A8  
GND  
2OEAB  
2OEBA  
BIAS V  
2LEAB  
2LEBA  
OE  
CC  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus, UBT, and OEC are trademarks of Texas Instruments Incorporated.  
Copyright 1999, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...16

中文翻译

下载PDF

与SN74GTL1655DGG相关器件

型号 品牌 获取价格 描述 数据表
SN74GTL1655DGGR TI

获取价格

 		16-BIT LVTTL-TO-GTL/GTL UNIVERSAL BUS TRANSCEIVER WITH LIVE INSERTION
SN74GTL1655DGGRE4 TI

获取价格

 		16-BIT LVTTL-TO-GTL/GTL UNIVERSAL BUS TRANSCEIVER WITH LIVE INSERTION
SN74GTL1655DGGRG4 TI

获取价格

 		16-BIT LVTTL-TO-GTL/GTL UNIVERSAL BUS TRANSCEIVER WITH LIVE INSERTION
SN74GTL16612 TI

获取价格

 		18-BIT LVTTL-TO-GTL/GTL UNIVERSAL BUS TRANSCEIVERS
SN74GTL16612A TI

获取价格

 		18-BIT LVTTL-TO-GTL UNIVERSAL BUS TRANSCEIVERS
SN74GTL16612ADGG TI

获取价格

 		18-BIT LVTTL-TO-GTL UNIVERSAL BUS TRANSCEIVERS
SN74GTL16612ADGGR TI

获取价格

 		18-BIT LVTTL-TO-GTL UNIVERSAL BUS TRANSCEIVERS
SN74GTL16612ADL TI

获取价格

 		18-BIT LVTTL-TO-GTL UNIVERSAL BUS TRANSCEIVERS
SN74GTL16612ADLR TI

获取价格

 		18-BIT LVTTL-TO-GTL UNIVERSAL BUS TRANSCEIVERS
SN74GTL16612DGG TI

获取价格

 		18-BIT LVTTL-TO-GTL/GTL UNIVERSAL BUS TRANSCEIVERS

与SN74GTL1655DGG相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证