5秒后页面跳转
SN74F374NSRG4 PDF预览

SN74F374NSRG4

更新时间: 2024-01-05 13:59:41
品牌 Logo 应用领域
德州仪器 - TI 触发器输出元件
页数 文件大小 规格书
17页 690K
描述
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SN74F374NSRG4 数据手册

 浏览型号SN74F374NSRG4的Datasheet PDF文件第2页浏览型号SN74F374NSRG4的Datasheet PDF文件第3页浏览型号SN74F374NSRG4的Datasheet PDF文件第4页浏览型号SN74F374NSRG4的Datasheet PDF文件第5页浏览型号SN74F374NSRG4的Datasheet PDF文件第6页浏览型号SN74F374NSRG4的Datasheet PDF文件第7页 
ꢉ ꢊꢋꢌꢍꢈꢎ ꢏꢐ ꢎꢑꢋ ꢒꢓ ꢐꢐ ꢎꢒ ꢎꢏꢈ ꢏꢑꢋ ꢔꢕ ꢎꢈꢄ ꢍ ꢓꢕ ꢑ ꢄꢍꢉ ꢕ  
SDFS077A − D2932, MARCH 1987 − REVISED OCTOBER 1993  
SN54F374 . . . J PACKAGE  
SN74F374 . . . DB, DW, OR N PACKAGE  
(TOP VIEW)  
Eight D-Type Flip-Flops in a Single Package  
3-State Bus-Driving True Outputs  
Full Parallel Access for Loading  
Buffered Control Inputs  
OE  
1Q  
1D  
2D  
2Q  
3Q  
3D  
4D  
4Q  
V
CC  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
8Q  
8D  
7D  
7Q  
6Q  
6D  
Package Options Include Plastic  
Small-Outline (SOIC) and Shrink  
Small-Outline (SSOP) Packages, Ceramic  
Chip Carriers, and Plastic and Ceramic  
DIPs  
13 5D  
12 5Q  
description  
These 8-bit flip-flops feature 3-state outputs  
designed specifically for driving highly capacitive  
or relatively low-impedance loads. They are  
particularly suitable for implementing buffer  
registers, I/O ports, bidirectional bus drivers, and  
working registers.  
11  
GND  
CLK  
SN54F374 . . . FK PACKAGE  
(TOP VIEW)  
The eight flip-flops of the F374 are edge-triggered  
D-type flip-flops. On the positive transition of the  
clock (CLK) input, the Q outputs are set to the logic  
levels that were set up at the data (D) inputs.  
3
2
1
20 19  
18  
2D  
2Q  
3Q  
3D  
4D  
8D  
7D  
7Q  
6Q  
4
5
6
7
8
17  
16  
15  
A buffered output enable (OE) input can be used  
to place the eight outputs in either a normal logic  
state (high or low) or a high-impedance state. In  
the high-impedance state, the outputs neither  
load nor drive the bus lines significantly. The  
high-impedance state and the increased drive  
provide the capability to drive bus lines without  
need for interface or pullup components.  
14 6D  
9 10 11 12 13  
The output enable (OE) input does not affect internal operations of the flip-flop. Old data can be retained or new  
data can be entered while the outputs are in the high-impedance state.  
The SN74F374 is available in TI’s shrink small-outline package (DB), which provides the same I/O pin count  
and functionality of standard small-outline packages in less than half the printed-circuit-board area.  
The SN54F374 is characterized for operation over the full military temperature range of 55°C to 125°C. The  
SN74F374 is characterized for operation from 0°C to 70°C.  
FUNCTION TABLE  
(each flip-flop)  
INPUTS  
OUTPUT  
Q
OE  
L
CLK  
D
H
L
H
L
L
L
H or L  
X
X
X
Q
0
H
Z
ꢋꢤ  
Copyright 1993, Texas Instruments Incorporated  
ꢠ ꢤ ꢡ ꢠꢙ ꢚꢮ ꢜꢛ ꢟ ꢧꢧ ꢥꢟ ꢝ ꢟ ꢞ ꢤ ꢠ ꢤ ꢝ ꢡ ꢩ  
2−1  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74F374NSRG4 替代型号

型号 品牌 替代类型 描述 数据表
SN74F374DWRG4 TI

完全替代

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74F374DWRE4 TI

完全替代

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74F374DWE4 TI

完全替代

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

与SN74F374NSRG4相关器件

型号 品牌 获取价格 描述 数据表
SN74F377 TI

获取价格

OCTAL D-TYPE FLIP-FLOP WITH CLOCK ENABLE
SN74F377A TI

获取价格

OCTAL D-TYPE FLIP-FLOP WITH CLOCK ENABLE
SN74F377A_16 TI

获取价格

OCTAL D-TYPE FLIP-FLOP WITH CLOCK ENABLE
SN74F377ADW TI

获取价格

OCTAL D-TYPE FLIP-FLOP WITH CLOCK ENABLE
SN74F377ADWE4 TI

获取价格

F/FAST SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, PLASTIC, SO-20
SN74F377ADWG4 TI

获取价格

Octal D-Type Flip-Flop With Clock Enable 20-SOIC 0 to 70
SN74F377ADWR TI

获取价格

Octal D-Type Flip-Flop With Clock Enable 20-SOIC 0 to 70
SN74F377ADWRG4 TI

获取价格

F/FAST SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, GREEN, PLASTIC, S
SN74F377ADWRG4 ROCHESTER

获取价格

D Flip-Flop, F/FAST Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, TTL, PDSO
SN74F377AN TI

获取价格

OCTAL D-TYPE FLIP-FLOP WITH CLOCK ENABLE