5秒后页面跳转
SN74F21DG4 PDF预览

SN74F21DG4

更新时间: 2024-09-15 21:18:47
品牌 Logo 应用领域
罗彻斯特 - ROCHESTER 光电二极管逻辑集成电路
页数 文件大小 规格书
6页 382K
描述
AND Gate, F/FAST Series, 2-Func, 4-Input, TTL, PDSO14, PLASTIC, SOIC-14

SN74F21DG4 技术参数

生命周期:Contact Manufacturer包装说明:PLASTIC, SOIC-14
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.67系列:F/FAST
JESD-30 代码:R-PDSO-G14长度:8.65 mm
逻辑集成电路类型:AND GATE功能数量:2
输入次数:4端子数量:14
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
传播延迟(tpd):5.5 ns座面最大高度:1.75 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:TTL温度等级:COMMERCIAL
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL宽度:3.9 mm
Base Number Matches:1

SN74F21DG4 数据手册

 浏览型号SN74F21DG4的Datasheet PDF文件第2页浏览型号SN74F21DG4的Datasheet PDF文件第3页浏览型号SN74F21DG4的Datasheet PDF文件第4页浏览型号SN74F21DG4的Datasheet PDF文件第5页浏览型号SN74F21DG4的Datasheet PDF文件第6页 
ꢀꢁꢂ ꢃ ꢄ ꢅ ꢆ ꢇꢈ ꢀ ꢁꢉ ꢃꢄꢅ ꢆ  
ꢊꢋꢌ ꢍꢈꢃ ꢎꢏ ꢁꢐꢋ ꢑꢈ ꢐꢒ ꢀꢏ ꢑ ꢏꢓꢔ ꢎꢌꢁ ꢊꢈ ꢕ ꢌꢑꢔ ꢀ  
SDFS006A − MARCH 1987 − REVISED OCTOBER 1993  
SN54F21 . . . J PACKAGE  
SN74F21 . . . D OR N PACKAGE  
(TOP VIEW)  
Package Options Include Plastic  
Small-Outline Packages, Ceramic Chip  
Carriers, and Standard Plastic and Ceramic  
300-mil DIPs  
1A  
1B  
V
CC  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
2D  
2C  
NC  
2B  
2A  
2Y  
description  
NC  
1C  
These devices contain two independent 4-input  
AND gates. They perform the Boolean functions  
Y = A B C D or Y = A + B + C + D in positive  
logic.  
1D  
1Y  
GND  
8
The SN54F21 is characterized for operation over  
the full military temperature range of 55°C to  
125°C. The SN74F21 is characterized for  
operation from 0°C to 70°C.  
SN54F21 . . . FK PACKAGE  
(TOP VIEW)  
FUNCTION TABLE  
(each gate)  
3
2
1
20 19  
18  
NC  
NC  
1C  
NC  
1D  
2C  
NC  
NC  
NC  
2B  
4
5
6
7
8
INPUTS  
OUTPUT  
17  
16  
15  
14  
Y
H
L
L
L
L
A
H
L
B
H
X
L
C
H
X
X
L
D
H
X
X
X
L
9 10 11 12 13  
X
X
X
X
X
X
NC − No internal connection  
logic symbol  
1
2
4
5
&
1A  
1B  
1C  
1D  
6
1Y  
9
2A  
2B  
2C  
2D  
10  
12  
13  
8
2Y  
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for the D, J, and N packages.  
logic diagram, each gate (positive logic)  
A
B
C
D
Y
ꢑꢤ  
Copyright 1993, Texas Instruments Incorporated  
ꢠ ꢤ ꢡ ꢠꢙ ꢚꢮ ꢜꢛ ꢟ ꢧꢧ ꢥꢟ ꢝ ꢟ ꢞ ꢤ ꢠ ꢤ ꢝ ꢡ ꢩ  
2−1  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  

与SN74F21DG4相关器件

型号 品牌 获取价格 描述 数据表
SN74F21DR TI

获取价格

2 通道、4 输入、4.5V 至 5.5V 双极与门 | D | 14 | 0 to 70
SN74F21DRE4 TI

获取价格

2 通道、4 输入、4.5V 至 5.5V 双极与门 | D | 14 | 0 to 70
SN74F21DRG4 TI

获取价格

2 通道、4 输入、4.5V 至 5.5V 双极与门 | D | 14 | 0 to 70
SN74F21N TI

获取价格

DUAL 4-INPUT POSITIVE-AND GATES
SN74F21N3 TI

获取价格

IC,LOGIC GATE,DUAL 4-INPUT AND,F-TTL,DIP,14PIN,PLASTIC
SN74F21NE4 TI

获取价格

Dual 4-input positive-AND gates 14-PDIP 0 to 70
SN74F2244 TI

获取价格

25-OHM OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74F2244DBLE TI

获取价格

25-Ohm Octal Buffers/Drivers With 3-State Outputs 20-SSOP 0 to 70
SN74F2244DW TI

获取价格

25-OHM OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74F2244DWR TI

获取价格

25-Ohm Octal Buffers/Drivers With 3-State Outputs 20-SOIC 0 to 70