5秒后页面跳转
SN74F10NSR PDF预览

SN74F10NSR

更新时间: 2024-11-10 11:06:55
品牌 Logo 应用领域
德州仪器 - TI 光电二极管逻辑集成电路触发器栅极
页数 文件大小 规格书
5页 70K
描述
3 通道、3 输入、4.5V 至 5.5V 双极与非门 | NS | 14 | 0 to 70

SN74F10NSR 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:SOP, SOP14,.3针数:14
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:1.23
系列:F/FASTJESD-30 代码:R-PDSO-G14
JESD-609代码:e4长度:10.3 mm
负载电容(CL):50 pF逻辑集成电路类型:NAND GATE
最大I(ol):0.02 A湿度敏感等级:1
功能数量:3输入次数:3
端子数量:14最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP14,.3
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:TR峰值回流温度(摄氏度):260
电源:5 V最大电源电流(ICC):7.7 mA
Prop。Delay @ Nom-Sup:6 ns传播延迟(tpd):6 ns
认证状态:Not Qualified施密特触发器:NO
座面最大高度:2 mm子类别:Gates
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:TTL温度等级:COMMERCIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:5.3 mm
Base Number Matches:1

SN74F10NSR 数据手册

 浏览型号SN74F10NSR的Datasheet PDF文件第2页浏览型号SN74F10NSR的Datasheet PDF文件第3页浏览型号SN74F10NSR的Datasheet PDF文件第4页浏览型号SN74F10NSR的Datasheet PDF文件第5页 
SN54F10, SN74F10  
TRIPLE 3-INPUT POSITIVE-NAND GATES  
SDFS039A – MARCH 1987 – REVISED OCTOBER 1993  
SN54F10 . . . J PACKAGE  
SN74F10 . . . D OR N PACKAGE  
(TOP VIEW)  
Package Options Include Plastic  
Small-Outline Packages, Ceramic Chip  
Carriers, and Standard Plastic and Ceramic  
300-mil DIPs  
1A  
1B  
2A  
2B  
2C  
V
CC  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
1C  
1Y  
3C  
3B  
3A  
3Y  
description  
These devices contain three independent 3-input  
NAND gates. They perform the Boolean functions  
Y = A B C or Y = A + B + C in positive logic.  
2Y  
GND  
8
The SN54F10 is characterized for operation over  
the full military temperature range of 55°C to  
125°C. The SN74F10 is characterized for  
operation from 0°C to 70°C.  
SN54F10 . . . FK PACKAGE  
(TOP VIEW)  
FUNCTION TABLE  
(each gate)  
3
2
1
20 19  
18  
INPUTS  
OUTPUT  
Y
2A  
NC  
2B  
1Y  
NC  
3C  
NC  
3B  
4
5
6
7
8
A
H
L
B
H
X
L
C
H
X
X
L
17  
16  
15  
14  
L
H
H
H
NC  
2C  
X
X
9 10 11 12 13  
X
logic symbol  
NC – No internal connection  
1
1A  
&
2
12  
6
logic diagram, each gate (positive logic)  
1B  
1Y  
2Y  
3Y  
13  
1C  
3
A
2A  
4
Y
B
C
2B  
5
2C  
9
3A  
10  
8
3B  
11  
3C  
This symbol is in accordance with ANSI/IEEE Std 91-1984 and  
IEC Publication 617-12.  
Pin numbers shown are for the D, J, and N packages.  
Copyright 1993, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
2–1  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74F10NSR 替代型号

型号 品牌 替代类型 描述 数据表
SN74F10NSRG4 TI

完全替代

F/FAST SERIES, TRIPLE 3-INPUT NAND GATE, PDSO14, GREEN, PLASTIC, SOP-14
SN74F10NSRE4 TI

完全替代

Triple 3-input positive-NAND gates 14-SO 0 to 70

与SN74F10NSR相关器件

型号 品牌 获取价格 描述 数据表
SN74F10NSRE4 TI

获取价格

Triple 3-input positive-NAND gates 14-SO 0 to 70
SN74F10NSRG4 TI

获取价格

F/FAST SERIES, TRIPLE 3-INPUT NAND GATE, PDSO14, GREEN, PLASTIC, SOP-14
SN74F11 TI

获取价格

TRIPLE 3-INPUT POSITIVE-AND GATES
SN74F112 TI

获取价格

DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74F112D TI

获取价格

DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74F112D-00R TI

获取价格

F/FAST SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
SN74F112DE4 TI

获取价格

F/FAST SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, P
SN74F112DE4 ROCHESTER

获取价格

J-K Flip-Flop, F/FAST Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output
SN74F112DG4 ROCHESTER

获取价格

J-K Flip-Flop, F/FAST Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output
SN74F112DG4 TI

获取价格

F/FAST SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, G