ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢇ
ꢉ ꢊ ꢋꢅꢌ ꢆ ꢍ ꢎꢆ ꢅꢏꢀ ꢋꢎꢐꢄ ꢑꢒꢁꢓꢎ ꢀ ꢔꢌ ꢆꢄ
ꢈ
ꢇ
ꢄ
ꢑ
ꢁ
ꢕ
ꢋ
ꢖ
ꢅ
ꢏ
ꢀ
ꢀ
ꢔ
ꢌ
ꢆ
ꢄ
ꢑ
ꢔ
ꢌ
ꢆ
ꢑ
ꢗ
ꢘ
ꢋ
ꢖ
ꢏ
ꢁ
ꢙ
ꢎ
ꢚ
ꢀ
ꢑ
ꢛ
ꢛ
ꢆ
ꢜ
ꢚ
ꢛ
ꢆ
ꢎ
ꢄ
ꢆ
ꢌ
ꢛ
SCDS175 − SEPTEMBER 2004
DB, DBQ, DGV, DW, OR PW PACKAGE
(TOP VIEW)
D
D
D
D
Undershoot Protection for Off-Isolation on
A and B Ports Up to −2 V
Bidirectional Data Flow, With Near-Zero
Propagation Delay
1
24
23
22
21
20
19
18
17
16
15
14
13
BE
1B1
1A1
1A2
1B2
2B1
2A1
2A2
2B2
3B1
3A1
GND
V
CC
2
5B2
5A2
5A1
5B1
4B2
4A2
4A1
4B1
3B2
3A2
BX
Low ON-State Resistance (r
)
3
on
Characteristics (r = 3 Ω Typical)
4
on
5
Low Input/Output Capacitance Minimizes
Loading and Signal Distortion
6
7
(C
= 8 pF Typical)
io(OFF)
8
D
D
Data and Control Inputs Provide
Undershoot Clamp Diodes
9
10
11
12
Low Power Consumption
(I
= 3 µA Max)
CC
D
V
Operating Range From 4 V to 5.5 V
CC
D
Data I/Os Support 0 to 5-V Signaling Levels
(0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V)
D
D
D
D
Control Inputs Can be Driven by TTL or
5-V/3.3-V CMOS Outputs
I
Supports Partial-Power-Down Mode
off
Operation
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
ESD Performance Tested Per JESD 22
− 2000-V Human-Body Model
(A114-B, Class II)
− 1000-V Charged-Device Model (C101)
D
Supports Both Digital and Analog
Applications: PCI Interface, Memory
Interleaving, Bus Isolation, Low-Distortion
Signal Gating
description/ordering information
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
PACKAGE
T
A
Tube
SN74CBT3383CDW
SN74CBT3383CDWR
SN74CBT3383CDBR
SOIC − DW
SSOP − DB
CBT3383C
Tape and reel
Tape and reel
CU383C
−40°C to 85°C
SSOP (QSOP) − DBQ Tape and reel
Tube
SN74CBT3383CDBQR
SN74CBT3833CPW
SN74CBT3833CPWR
SN74CBT3833CDGVR
CBT3383C
TSSOP − PW
CU383C
CU383C
Tape and reel
TVSOP − DGV
Tape and reel
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
ꢜ
ꢜ
ꢚ
ꢛ
ꢬ
ꢙ
ꢧ
ꢏ
ꢄ
ꢥ
ꢆ
ꢦ
ꢌ
ꢠ
ꢛ
ꢞ
ꢁ
ꢟ
ꢙ
ꢒ
ꢆ
ꢒ
ꢝ
ꢞ
ꢨ
ꢟ
ꢠ
ꢦ
ꢡ
ꢢ
ꢣ
ꢣ
ꢤ
ꢤ
ꢝ
ꢝ
ꢠ
ꢠ
ꢞ
ꢞ
ꢝ
ꢥ
ꢥ
ꢩ
ꢦ
ꢧ
ꢡ
ꢡ
ꢨ
ꢨ
ꢞ
ꢤ
ꢣ
ꢢ
ꢥ
ꢥ
ꢠ
ꢟ
ꢩ
ꢆꢨ
ꢧ
ꢪ
ꢥ
ꢫ
ꢝ
ꢦ
ꢣ
ꢥ
ꢤ
ꢝ
ꢤ
ꢠ
ꢡ
ꢞ
ꢧ
ꢬ
ꢣ
ꢞ
ꢤ
ꢤ
ꢨ
ꢥ
ꢭ
Copyright 2004, Texas Instruments Incorporated
ꢡ
ꢠ
ꢦ
ꢤ
ꢠ
ꢡ
ꢢ
ꢤ
ꢠ
ꢥ
ꢩ
ꢝ
ꢟ
ꢝ
ꢦ
ꢨ
ꢡ
ꢤ
ꢮ
ꢤ
ꢨ
ꢡ
ꢠ
ꢟ
ꢯ
ꢣ
ꢌ
ꢞ
ꢢ
ꢨ
ꢥ
ꢤ
ꢣ
ꢞ
ꢬ
ꢣ
ꢡ
ꢬ
ꢰ
ꢣ
ꢤ ꢨ ꢥ ꢤꢝ ꢞꢲ ꢠꢟ ꢣ ꢫꢫ ꢩꢣ ꢡ ꢣ ꢢ ꢨ ꢤ ꢨ ꢡ ꢥ ꢭ
ꢡ
ꢡ
ꢣ
ꢞ
ꢤ
ꢱ
ꢭ
ꢜ
ꢡ
ꢠ
ꢬ
ꢧ
ꢦ
ꢤ
ꢝ
ꢠ
ꢞ
ꢩ
ꢡ
ꢠ
ꢦ
ꢨ
ꢥ
ꢥ
ꢝ
ꢞ
ꢲ
ꢬ
ꢠ
ꢨ
ꢥ
ꢞ
ꢠ
ꢤ
ꢞ
ꢨ
ꢦ
ꢨ
ꢥ
ꢥ
ꢣ
ꢡ
ꢝ
ꢫ
ꢱ
ꢝ
ꢞ
ꢦ
ꢫ
ꢧ
ꢬ
ꢨ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265