ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢆ
ꢆ
ꢋꢌꢊ ꢍ ꢎ ꢏꢐ ꢅꢌ ꢀ ꢀ ꢑꢒ ꢐꢄ
ꢈ
ꢉ
ꢊ
ꢓ
ꢓ
ꢔ
ꢕ
ꢖ
ꢗ
ꢘ
ꢙ
ꢆ
ꢕ
ꢆ
ꢗ
ꢘ
ꢍ
ꢚ
ꢑ
ꢗ
ꢘ
ꢚ
ꢍ
ꢐ
ꢊ
ꢛ
ꢏ
ꢜ
ꢓ
ꢒ
ꢛꢓ
ꢗ
ꢅ
ꢊ
ꢁ
ꢋ
ꢑ
ꢒ
ꢋ
ꢐ
ꢓ
ꢅ
ꢌ
ꢀ
ꢀ
ꢑ
ꢒ
ꢐ
ꢄ
SCDS113D − DECEMBER 2002 − REVISED NOVEMBER 2003
D
D
D
High-Bandwidth Data Path
(Up to 500 MHz )
D
D
Data and Control Inputs Provide
Undershoot Clamp Diodes
†
5-V Tolerant I/Os with Device Powered-Up
or Powered-Down
Low Power Consumption
(I
= 0.25 mA Typical)
CC
Low and Flat ON-State Resistance (r
)
D
V
Operating Range From 2.3 V to 3.6 V
on
CC
Characteristics Over Operating Range
(r = 4 Ω Typical)
D
Data I/Os Support 0 to 5-V Signaling Levels
(0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V)
on
D
Rail-to-Rail Switching on Data I/O Ports
− 0- to 5-V Switching With 3.3-V V
D
D
D
D
Control Inputs Can be Driven by TTL or
5-V/3.3-V CMOS Outputs
CC
− 0- to 3.3-V Switching With 2.5-V V
CC
I
Supports Partial-Power-Down Mode
off
D
D
Bidirectional Data Flow, With Near-Zero
Propagation Delay
Operation
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
Low Input/Output Capacitance Minimizes
Loading and Signal Distortion
ESD Performance Tested Per JESD 22
− 2000-V Human-Body Model
(A114-B, Class II)
(C
= 3.5 pF Typical)
io(OFF)
D
Fast Switching Frequency
(f = 20 MHz Max)
OE
− 1000-V Charged-Device Model (C101)
†
For additional information regarding the performance
characteristics of the CB3Q family, refer to the TI
application report, CBT-C, CB3T, and CB3Q
Signal-Switch Families, literature number SCDA008.
D
Supports Both Digital and Analog
Applications: USB Interface, Differential
Signal Interface, Bus Isolation,
Low-Distortion Signal Gating
PW PACKAGE
(TOP VIEW)
1OE
1A
1B
1
2
3
4
8
7
6
5
V
CC
2OE
2B
2A
GND
description/ordering information
The SN74CB3Q3306A is a high-bandwidth FET bus switch utilizing a charge pump to elevate the gate voltage
of the pass transistor, providing a low and flat ON-state resistance (r ). The low and flat ON-state resistance
on
allows for minimal propagation delay and supports rail-to-rail switching on the data input/output (I/O) ports. The
device also features low data I/O capacitance to minimize capacitive loading and signal distortion on the data
bus. Specifically designed to support high-bandwidth applications, the SN74CB3Q3306A provides an
optimized interface solution ideally suited for broadband communications, networking, and data-intensive
computing systems.
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
PACKAGE
T
A
Tube
SN74CB3Q3306APW
SN74CB3Q3306APWR
−40°C to 85°C
TSSOP − PW
BU306A
Tape and reel
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
ꢝ
ꢝ
ꢞ
ꢚ
ꢮ
ꢋ
ꢩ
ꢌ
ꢄ
ꢧ
ꢐ
ꢨ
ꢒ
ꢢ
ꢚ
ꢠ
ꢁ
ꢡ
ꢋ
ꢊ
ꢐ
ꢊ
ꢟ
ꢠ
ꢪ
ꢡ
ꢢ
ꢨ
ꢣ
ꢤ
ꢥ
ꢥ
ꢦ
ꢦ
ꢟ
ꢟ
ꢢ
ꢢ
ꢠ
ꢠ
ꢟ
ꢧ
ꢧ
ꢫ
ꢨ
ꢩ
ꢣ
ꢣ
ꢪ
ꢪ
ꢠ
ꢦ
ꢥ
ꢤ
ꢧ
ꢧ
ꢢ
ꢡ
ꢫ
ꢐꢪ
ꢩ
ꢬ
ꢧ
ꢭ
ꢟ
ꢨ
ꢥ
ꢧ
ꢦ
ꢟ
ꢦ
ꢢ
ꢣ
ꢠ
ꢩ
ꢮ
ꢥ
ꢠ
ꢦ
ꢦ
ꢪ
ꢧ
ꢕ
Copyright 2003, Texas Instruments Incorporated
ꢣ
ꢢ
ꢨ
ꢦ
ꢢ
ꢣ
ꢤ
ꢦ
ꢢ
ꢧ
ꢫ
ꢟ
ꢡ
ꢟ
ꢨ
ꢪ
ꢣ
ꢦ
ꢯ
ꢦ
ꢪ
ꢣ
ꢢ
ꢡ
ꢰ
ꢥ
ꢒ
ꢠ
ꢤ
ꢪ
ꢧ
ꢦ
ꢥ
ꢠ
ꢮ
ꢥ
ꢣ
ꢮ
ꢱ
ꢥ
ꢦ ꢪ ꢧ ꢦꢟ ꢠꢳ ꢢꢡ ꢥ ꢭꢭ ꢫꢥ ꢣ ꢥ ꢤ ꢪ ꢦ ꢪ ꢣ ꢧ ꢕ
ꢣ
ꢣ
ꢥ
ꢠ
ꢦ
ꢲ
ꢕ
ꢝ
ꢣ
ꢢ
ꢮ
ꢩ
ꢨ
ꢦ
ꢟ
ꢢ
ꢠ
ꢫ
ꢣ
ꢢ
ꢨ
ꢪ
ꢧ
ꢧꢟ
ꢠ
ꢳ
ꢮ
ꢢ
ꢪ
ꢧ
ꢠ
ꢢ
ꢦ
ꢠ
ꢪ
ꢨꢪ
ꢧ
ꢧ
ꢥ
ꢣ
ꢟ
ꢭ
ꢲ
ꢟ
ꢠ
ꢨ
ꢭ
ꢩ
ꢮ
ꢪ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265