5秒后页面跳转
捷配首页

Datasheet > SN74BCT979DLR
SN74BCT979DLR PDF预览

SN74BCT979DLR

更新时间： 2024-09-29 19:52:27
品牌 Logo 应用领域
德州仪器 - TI 信息通信管理光电二极管逻辑集成电路
页数 文件大小 规格书
10页 152K
描述
9-Bit Registered BTL Transceiver With Parity Generator/Checker 48-SSOP 0 to 70

阅读下载

中文翻译

获取价格

SN74BCT979DLR 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：SSOP
包装说明：SSOP, SSOP48,.4针数：48
Reach Compliance Code：not_compliant风险等级：5.92
控制类型：INDEPENDENT CONTROL计数方向：BIDIRECTIONAL
系列：BCT/FBTJESD-30 代码：R-PDSO-G48
长度：15.875 mm逻辑集成电路类型：REGISTERED BUS TRANSCEIVER
最大I（ol）：0.1 A位数：9
功能数量：1端口数量：2
端子数量：48最高工作温度：70 °C
最低工作温度：输出特性：OPEN-COLLECTOR
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：SSOP封装等效代码：SSOP48,.4
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, SHRINK PITCH
包装方法：TAPE AND REEL峰值回流温度（摄氏度）：NOT SPECIFIED
电源：5 V最大电源电流（ICC）：69 mA
传播延迟（tpd）：11.7 ns认证状态：Not Qualified
座面最大高度：2.79 mm子类别：Bus Driver/Transceivers
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：BICMOS温度等级：COMMERCIAL
端子形式：GULL WING端子节距：0.635 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
翻译：N/A宽度：7.5 mm
Base Number Matches：1

SN74BCT979DLR 数据手册

 浏览型号SN74BCT979DLR的Datasheet PDF文件第2页浏览型号SN74BCT979DLR的Datasheet PDF文件第3页浏览型号SN74BCT979DLR的Datasheet PDF文件第4页浏览型号SN74BCT979DLR的Datasheet PDF文件第5页浏览型号SN74BCT979DLR的Datasheet PDF文件第6页浏览型号SN74BCT979DLR的Datasheet PDF文件第7页 
SN74BCT979  
9-BIT REGISTERED BTL TRANSCEIVER  
WITH PARITY GENERATOR/CHECKER  
SCBS115A – OCTOBER 1990 – REVISED NOVEMBER 1993  
DL PACKAGE  
(TOP VIEW)  
• BiCMOS Design Significantly Reduces I  
CCZ  
• ESD Protection Exceeds 2000 V Per  
MIL-STD-883C, Method 3015; Exceeds  
200 V Using Machine Model (C = 200 pF,  
R = 0)  
V
1
2
3
4
5
6
7
8
9
48 OEBA  
47 LEAB  
46 B1  
CC  
AI1  
AO1  
AI2  
AO2  
GND  
AI3  
• Support IEEE BTL Standard 1194.1-1991  
45 GND  
44 GND  
43 B2  
• Open-Collector B Port Drives Load  
Impedances as Low as 10 Ω  
42 ERRA  
41 B3  
• BTL Logic Level 1-V Bus Swing Reduces  
AO3  
AI4  
Power Consumption  
40 GND  
39 GND  
38 B4  
• Latchable Transceiver With Output Sink  
of 24 mA at the A Bus and 100 mA at the  
B Bus  
AO4 10  
AI5 11  
GND 12  
AO5 13  
AI6 14  
AO6 15  
AI7 16  
37 ODD/EVEN  
36 B5  
• Option to Generate and Check Parity or  
Feed-Through Data/Parity in Directions  
A to B or B to A  
35 SEL  
34 B6  
33 GND  
32 GND  
31 B7  
• Independent Latch Enables for A-to-B  
and B-to-A Directions  
AO7 17  
GND 18  
AI8  
• Select Pin for ODD/EVEN Parity  
• ERRA and ERRB Output Pins for Parity  
19  
30  
ERRB  
Checking  
AO8 20  
APARI 21  
APARO 22  
29 B8  
28 GND  
27 GND  
• Ability to Simultaneously Generate and  
Check Parity  
23  
24  
26  
25  
V
BPAR  
OEAB  
CC  
• Packaged in 300-mil Plastic Shrink  
LEBA  
Small-Outline (DL) Package  
description  
The SN74BCT979 is a 9-bit to 9-bit parity transceiver with transparent latches. The device can operate as a  
feed-through transceiver, or it can generate/check parity from the 8-bit data bus in either direction. It has a  
guaranteed current-sinking capability of 24 mA at the A bus and 100 mA at the open-collector B bus.  
The SN74BCT979 features independent latch-enable (LEAB, LEBA) inputs for the A-to-B direction and the  
B-to-A direction, an ODD/EVEN input to select odd or even parity, and separate error-signal (ERRA, ERRB)  
outputs for checking parity.  
When communication between buses occurs, parity is generated and passed on to either bus as APARO or  
BPAR. Error detection of the parity generated from AI1–AI8 and B1–B8 can be checked by ERRA and ERRB,  
providing LEAB and LEBA are high and the mode select (SEL) is low. If SEL is high, the communicationbetween  
buses is in a feed-through mode where parity is still generated and checked as ERRA and ERRB.  
The SN74BCT979 features open-collector driver outputs (B port) with a series Schottky diode to reduce  
capacitive loading to the bus. By using a 2-V pullup on the bus, the output signal swing will be approximately  
1 V, which reduces the power necessary to drive the bus load capacitance. The driver outputs are capable of  
driving an equivalent dc load of as low as 10 Ω.  
The transceiver has a precision threshold set by an internal bandgap reference to give accurate input thresholds  
over V  
and temperature variations.  
CC  
This transceiver is compatible with backplane transceiver logic (BTL) technology at significantly reduced power  
dissipation per channel.  
The SN74BCT979 is characterized for operation from 0°C to 70°C.  
Copyright 1993, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...10

中文翻译

下载PDF

与SN74BCT979DLR相关器件

型号 品牌 获取价格 描述 数据表
SN74BVT245DWR TI

获取价格

 		OCTAL BUS TRANSCEIVERS OCTAL BUS TRANSCEIVERS
SN74CB3Q16210 TI

获取价格

 		20 BIT SWITCH 2.5-V/3.3-V LOW-VOLTAGE FET BUS SWITCH
SN74CB3Q16210_07 TI

获取价格

 		20-BIT SWITCH 2.5-V/3.3-V LOW-VOLTAGE FET BUS SWITCH
SN74CB3Q16210DGGR TI

获取价格

 		20 BIT SWITCH 2.5-V/3.3-V LOW-VOLTAGE FET BUS SWITCH
SN74CB3Q16210DGVR TI

获取价格

 		20 BIT SWITCH 2.5-V/3.3-V LOW-VOLTAGE FET BUS SWITCH
SN74CB3Q16210DL TI

获取价格

 		20 BIT SWITCH 2.5-V/3.3-V LOW-VOLTAGE FET BUS SWITCH
SN74CB3Q16210DLG4 TI

获取价格

 		20-BIT SWITCH 2.5-V/3.3-V LOW-VOLTAGE FET BUS SWITCH
SN74CB3Q16210DLR TI

获取价格

 		20 BIT SWITCH 2.5-V/3.3-V LOW-VOLTAGE FET BUS SWITCH
SN74CB3Q16211 TI

获取价格

 		24 BIT SWITCH 2.5V 3.3V VOLTAGE FET BUS SWITCH
SN74CB3Q16211_07 TI

获取价格

 		24 BIT SWITCH 2.5-V/3.3-V LOW-VOLTAGE FET BUS SWITCH

与SN74BCT979DLR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证