Datasheet > 逻辑 > 总线驱动器/收发器> SN74BCT979DL

SN74BCT979DL

更新时间： 2024-11-16 13:13:47

品牌	Logo	应用领域
德州仪器 - TI		/
页数	文件大小	规格书
10页	146K
描述
9-Bit Registered BTL Transceiver With Parity Generator/Checker 48-SSOP 0 to 70

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

SN74BCT979DL 技术参数

是否无铅：	含铅	是否Rohs认证：	不符合
生命周期：	Obsolete	零件包装代码：	SSOP
包装说明：	SSOP, SSOP48,.4	针数：	48
Reach Compliance Code：	not_compliant	风险等级：	5.92
控制类型：	INDEPENDENT CONTROL	计数方向：	BIDIRECTIONAL
系列：	BCT/FBT	JESD-30 代码：	R-PDSO-G48
长度：	15.875 mm	逻辑集成电路类型：	REGISTERED BUS TRANSCEIVER
最大I（ol）：	0.1 A	位数：	9
功能数量：	1	端口数量：	2
端子数量：	48	最高工作温度：	70 °C
最低工作温度：		输出特性：	OPEN-COLLECTOR
输出极性：	TRUE	封装主体材料：	PLASTIC/EPOXY
封装代码：	SSOP	封装等效代码：	SSOP48,.4
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE, SHRINK PITCH
峰值回流温度（摄氏度）：	NOT SPECIFIED	电源：	5 V
最大电源电流（ICC）：	69 mA	传播延迟（tpd）：	11.7 ns
认证状态：	Not Qualified	座面最大高度：	2.79 mm
子类别：	Bus Driver/Transceivers	最大供电电压 (Vsup)：	5.5 V
最小供电电压 (Vsup)：	4.5 V	标称供电电压 (Vsup)：	5 V
表面贴装：	YES	技术：	BICMOS
温度等级：	COMMERCIAL	端子形式：	GULL WING
端子节距：	0.635 mm	端子位置：	DUAL
处于峰值回流温度下的最长时间：	NOT SPECIFIED	翻译：	N/A
宽度：	7.5 mm	Base Number Matches：	1

SN74BCT979DL 数据手册

ꢀꢁꢂ ꢃꢄ ꢅꢆ ꢇꢂ ꢇ

ꢇ ꢈꢄꢉ ꢆꢊ ꢋꢌꢍ ꢉ ꢀꢆ ꢌꢋꢌ ꢎꢊꢄ ꢆ ꢏꢊꢆ ꢋꢐ ꢁꢀ ꢅꢌ ꢉ ꢑꢌ ꢋ

ꢒ ꢉꢆ ꢓꢊ ꢔꢐꢋꢉ ꢆ ꢕꢊꢍ ꢌ ꢁꢌꢋꢐꢆꢖ ꢋꢗꢅ ꢓꢌ ꢅ ꢘꢌ ꢋ

SCBS115A − OCTOBER 1990 − REVISED NOVEMBER 1993

DL PACKAGE

(TOP VIEW)

• BiCMOS Design Significantly Reduces I

CCZ

• ESD Protection Exceeds 2000 V Per

MIL-STD-883C, Method 3015; Exceeds

200 V Using Machine Model (C = 200 pF,

R = 0)

48 OEBA

47 LEAB

46 B1

AI1

AO1

AI2

AO2

GND

AI3

• Support IEEE BTL Standard 1194.1-1991

45 GND

44 GND

43 B2

• Open-Collector B Port Drives Load

Impedances as Low as 10 Ω

42 ERRA

41 B3

• BTL Logic Level 1-V Bus Swing Reduces

AO3

AI4

Power Consumption

40 GND

39 GND

38 B4

• Latchable Transceiver With Output Sink

of 24 mA at the A Bus and 100 mA at the

B Bus

AO4 10

AI5 11

GND 12

AO5 13

AI6 14

AO6 15

AI7 16

37 ODD/EVEN

36 B5

• Option to Generate and Check Parity or

Feed-Through Data/Parity in Directions

A to B or B to A

35 SEL

34 B6

33 GND

32 GND

31 B7

• Independent Latch Enables for A-to-B

and B-to-A Directions

AO7 17

GND 18

AI8

• Select Pin for ODD/EVEN Parity

• ERRA and ERRB Output Pins for Parity

ERRB

Checking

AO8 20

APARI 21

APARO 22

29 B8

28 GND

27 GND

• Ability to Simultaneously Generate and

Check Parity

BPAR

OEAB

• Packaged in 300-mil Plastic Shrink

LEBA

Small-Outline (DL) Package

description

The SN74BCT979 is a 9-bit to 9-bit parity transceiver with transparent latches. The device can operate as a

feed-through transceiver, or it can generate/check parity from the 8-bit data bus in either direction. It has a

guaranteed current-sinking capability of 24 mA at the A bus and 100 mA at the open-collector B bus.

The SN74BCT979 features independent latch-enable (LEAB, LEBA) inputs for the A-to-B direction and the

B-to-A direction, an ODD/EVEN input to select odd or even parity, and separate error-signal (ERRA, ERRB)

outputs for checking parity.

When communication between buses occurs, parity is generated and passed on to either bus as APARO or

BPAR. Error detection of the parity generated from AI1−AI8 and B1−B8 can be checked by ERRA and ERRB,

providing LEAB and LEBA are high and the mode select (SEL) is low. If SEL is high, the communication between

buses is in a feed-through mode where parity is still generated and checked as ERRA and ERRB.

The SN74BCT979 features open-collector driver outputs (B port) with a series Schottky diode to reduce

capacitive loading to the bus. By using a 2-V pullup on the bus, the output signal swing will be approximately

1 V, which reduces the power necessary to drive the bus load capacitance. The driver outputs are capable of

driving an equivalent dc load of as low as 10 Ω.

The transceiver has a precision threshold set by an internal bandgap reference to give accurate input thresholds

over V

and temperature variations.

This transceiver is compatible with backplane transceiver logic (BTL) technology at significantly reduced power

dissipation per channel.

The SN74BCT979 is characterized for operation from 0°C to 70°C.

ꢔ

ꢋ

ꢖ

ꢩ

ꢎ

ꢤ

ꢙ

ꢅ

ꢢ

ꢆ

ꢣ

ꢉ

ꢝ

ꢖ

ꢛ

ꢁ

ꢜ

ꢎ

ꢐ

ꢆ

ꢐ

ꢚ

ꢛ

ꢥ

ꢜ

ꢝ

ꢣ

ꢞ

ꢟ

ꢠ

ꢡ

ꢚ

ꢝ

ꢛ

ꢚ

ꢢ

ꢦ

ꢣ

ꢤ

ꢞ

ꢥ

ꢛ

ꢡ

ꢠ

ꢟ

ꢢ

ꢝ

ꢜ

ꢦ

ꢆꢥ

ꢤ

ꢧ

ꢢ

ꢨ

ꢚ

ꢣ

ꢠ

ꢢ

ꢡ

ꢚ

ꢡ

ꢝ

ꢞ

ꢛ

ꢤ

ꢩ

ꢠ

ꢛ

ꢡ

ꢥ

ꢢ

ꢪ

ꢞ

ꢝ

ꢣ

ꢡ

ꢝ

ꢞ

ꢟ

ꢡ

ꢝ

ꢢ

ꢦ

ꢚ

ꢜ

ꢚ

ꢣ

ꢥ

ꢞ

ꢡ

ꢫ

ꢡ

ꢥ

ꢞ

ꢝ

ꢜ

ꢬ

ꢠ

ꢉ

ꢛ

ꢟ

ꢥ

ꢢ

ꢡ

ꢠ

ꢛ

ꢩ

ꢠ

ꢞ

ꢩ

ꢭ

ꢠ

ꢡ ꢥ ꢢ ꢡꢚ ꢛꢯ ꢝꢜ ꢠ ꢨꢨ ꢦꢠ ꢞ ꢠ ꢟ ꢥ ꢡ ꢥ ꢞ ꢢ ꢪ

ꢞ

ꢠ

ꢛ

ꢡ

ꢮ

ꢪ

ꢔ

ꢞ

ꢝ

ꢩ

ꢤ

ꢣ

ꢡ

ꢚ

ꢝ

ꢛ

ꢦ

ꢞ

ꢝ

ꢣ

ꢥ

ꢢ

ꢚ

ꢛ

ꢯ

ꢩ

ꢝ

ꢥ

ꢢ

ꢛ

ꢝ

ꢡ

ꢛ

ꢥ

ꢣ

ꢥ

ꢢ

ꢠ

ꢞ

ꢚ

ꢨ

ꢮ

ꢚ

ꢛ

ꢣ

ꢨ

ꢤ

ꢩ

ꢥ

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443

12 3 4 5 6 7...10

中文翻译

下载PDF

与SN74BCT979DL相关器件

型号	品牌	获取价格	描述	数据表
SN74BCT979DLR	TI	获取价格	9-Bit Registered BTL Transceiver With Parity Generator/Checker 48-SSOP 0 to 70
SN74BVT245DWR	TI	获取价格	OCTAL BUS TRANSCEIVERS OCTAL BUS TRANSCEIVERS
SN74CB3Q16210	TI	获取价格	20 BIT SWITCH 2.5-V/3.3-V LOW-VOLTAGE FET BUS SWITCH
SN74CB3Q16210_07	TI	获取价格	20-BIT SWITCH 2.5-V/3.3-V LOW-VOLTAGE FET BUS SWITCH
SN74CB3Q16210DGGR	TI	获取价格	20 BIT SWITCH 2.5-V/3.3-V LOW-VOLTAGE FET BUS SWITCH
SN74CB3Q16210DGVR	TI	获取价格	20 BIT SWITCH 2.5-V/3.3-V LOW-VOLTAGE FET BUS SWITCH
SN74CB3Q16210DL	TI	获取价格	20 BIT SWITCH 2.5-V/3.3-V LOW-VOLTAGE FET BUS SWITCH
SN74CB3Q16210DLG4	TI	获取价格	20-BIT SWITCH 2.5-V/3.3-V LOW-VOLTAGE FET BUS SWITCH
SN74CB3Q16210DLR	TI	获取价格	20 BIT SWITCH 2.5-V/3.3-V LOW-VOLTAGE FET BUS SWITCH
SN74CB3Q16211	TI	获取价格	24 BIT SWITCH 2.5V 3.3V VOLTAGE FET BUS SWITCH

与SN74BCT979DL相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

14
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

8
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

36
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

31

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74BCT979DL

SN74BCT979DL 技术参数

SN74BCT979DL 数据手册

与SN74BCT979DL相关器件

与SN74BCT979DL相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74BCT979DL

SN74BCT979DL 技术参数

SN74BCT979DL 数据手册

与SN74BCT979DL相关器件

与SN74BCT979DL相关文章

您还可以找

您在本页遇到什么问题？