5秒后页面跳转
SN74BCT651NT PDF预览

SN74BCT651NT

更新时间: 2024-11-01 12:22:31
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器触发器逻辑集成电路光电二极管输出元件输入元件信息通信管理
页数 文件大小 规格书
10页 236K
描述
OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SN74BCT651NT 技术参数

是否无铅:含铅是否Rohs认证:不符合
生命周期:Obsolete零件包装代码:DIP
包装说明:0.300 INCH, PLASTIC, DIP-24针数:24
Reach Compliance Code:not_compliantHTS代码:8542.39.00.01
风险等级:5.91Is Samacsys:N
其他特性:SELECT INPUT FOR MULTIPLEXED TRANSMISSION OF REGISTERED/REAL TIME DATA控制类型:INDEPENDENT CONTROL
计数方向:BIDIRECTIONAL系列:BCT/FBT
JESD-30 代码:R-PDIP-T24长度:31.64 mm
负载电容(CL):50 pF逻辑集成电路类型:REGISTERED BUS TRANSCEIVER
最大I(ol):0.064 A位数:8
功能数量:1端口数量:2
端子数量:24最高工作温度:70 °C
最低工作温度:输出特性:3-STATE
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP24,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
最大电源电流(ICC):62 mAProp。Delay @ Nom-Sup:12.6 ns
传播延迟(tpd):11.8 ns认证状态:Not Qualified
座面最大高度:5.08 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:BICMOS温度等级:COMMERCIAL
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
翻译:N/A触发器类型:POSITIVE EDGE
宽度:7.62 mmBase Number Matches:1

SN74BCT651NT 数据手册

 浏览型号SN74BCT651NT的Datasheet PDF文件第2页浏览型号SN74BCT651NT的Datasheet PDF文件第3页浏览型号SN74BCT651NT的Datasheet PDF文件第4页浏览型号SN74BCT651NT的Datasheet PDF文件第5页浏览型号SN74BCT651NT的Datasheet PDF文件第6页浏览型号SN74BCT651NT的Datasheet PDF文件第7页 
ꢀꢁꢂ ꢃꢄ ꢅꢆ ꢇꢈ ꢉ  
ꢊ ꢅꢆꢋꢌꢍꢄ ꢎꢀꢍ ꢆꢏꢋ ꢁꢀꢅꢐ ꢑꢒꢐ ꢏꢍꢋꢁꢓ ꢍꢏꢐ ꢔ ꢑꢀ ꢆꢐ ꢏ  
ꢕ ꢑꢆ ꢖꢍ ꢗ ꢘꢀꢆꢋꢆ ꢐꢍ ꢊꢎ ꢆꢙ ꢎꢆ ꢀ  
SCBS054A − AUGUST 1990 − REVISED NOVEMBER 1993  
DW OR NT PACKAGE  
(TOP VIEW)  
State-of-the-Art BiCMOS Design  
Significantly Reduces I  
CCZ  
Independent Registers for A and B Buses  
Multiplexed Real-Time and Stored Data  
Inverting Data Paths  
CLKAB  
SAB  
OEAB  
A1  
V
CC  
1
2
3
4
5
6
7
8
9
24  
23  
22  
21  
20  
19  
18  
17  
16  
CLKBA  
SBA  
OEBA  
B1  
B2  
B3  
Power-Up High-Impedance Mode  
A2  
A3  
A4  
A5  
Package Options Include Plastic  
Small-Outline (DW) Packages and Standard  
Plastic 300-mil DIPs (NT)  
B4  
B5  
A6  
description  
A7 10  
15 B6  
This SN74BCT651 consists of bus transceiver  
circuits, D-type flip-flops, and control circuitry  
arranged for multiplexed transmission of data  
directly from the data bus or from the internal  
A8  
GND  
B7  
B8  
11  
12  
14  
13  
storage registers. Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions.  
The select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred.  
A low input level selects real-time data, and a high input level selects stored data. Figure 1 illustrates the four  
fundamental bus-management functions that can be performed with the SN74BCT651.  
Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the  
appropriate clock (CLKAB or CLKBA) inputs regardless of the select- or enable-control pins. When SAB and  
SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops  
by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. Thus, when  
all the other data sources to the two sets of bus lines are at high impedance, each set will remain at its last state.  
The SN74BCT651 is characterized for operation from 0°C to 70°C.  
FUNCTION TABLE  
INPUTS  
CLKAB  
DATA I/O  
A1 THRU A8  
OPERATION OR FUNCTION  
OEAB  
OEBA  
CLKBA  
SAB  
X
SBA  
X
B1 THRU B8  
Input  
L
L
H
H
H
H
X
L
H or L  
H or L  
Input  
Input  
Isolation  
X
X
Input  
Store A and B data  
X
H
L
H or L  
X
X
Input  
Unspecified  
Store A, hold B  
X
X
Input  
Output  
Input  
Store A in both registers  
Hold A, store B  
H or L  
X
X
X
X
L
X
Unspecified  
Output  
Output  
Output  
Input  
X
L
X
X
Input  
Store B in both registers  
Real-time B data to A bus  
Stored B data to A bus  
Real-time A data to B bus  
Stored A data to B bus  
L
L
L
H
X
X
Input  
L
L
X
H or L  
X
Input  
H
H
H
H
X
Output  
Output  
H or L  
X
H
Input  
Stored A data to B bus and  
stored B data to A bus  
H
L
H or L  
H or L  
H
H
Output  
Output  
The data output functions may be enabled or disabled by various signals at the OEAB or OEBA inputs. Data input functions are always enabled,  
i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.  
When select control is low, clocks can occur simultaneously so long as allowances are made for propagation delays from A to B (B to A) plus  
setup and hold times. When select control is high, clocks must be staggered in order to load both registers.  
ꢆꢥ  
Copyright 1993, Texas Instruments Incorporated  
ꢡ ꢥ ꢢ ꢡꢚ ꢛꢯ ꢝꢜ ꢠ ꢨꢨ ꢦꢠ ꢞ ꢠ ꢟ ꢥ ꢡ ꢥ ꢞ ꢢ ꢪ  
2−1  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  

与SN74BCT651NT相关器件

型号 品牌 获取价格 描述 数据表
SN74BCT652 TI

获取价格

OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN74BCT652DW TI

获取价格

OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN74BCT652DWE4 TI

获取价格

OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN74BCT652DWG4 TI

获取价格

OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN74BCT652DWR TI

获取价格

OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN74BCT652DWRE4 TI

获取价格

OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN74BCT652DWRG4 TI

获取价格

OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN74BCT652NT TI

获取价格

OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN74BCT652NTE4 TI

获取价格

OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN74BCT657 TI

获取价格

OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER AND 3-STATE OUTPUTS