ꢀꢁꢂ ꢃꢄ ꢅꢆ ꢇꢈ ꢉ
ꢊ ꢅꢆꢋꢌꢍꢄ ꢎꢀꢍ ꢆꢏꢋ ꢁꢀꢅꢐ ꢑꢒꢐ ꢏꢍꢋꢁꢓ ꢍꢏꢐ ꢔ ꢑꢀ ꢆꢐ ꢏ
ꢕ ꢑꢆ ꢖꢍ ꢗ ꢘꢀꢆꢋꢆ ꢐꢍ ꢊꢎ ꢆꢙ ꢎꢆ ꢀ
SCBS054A − AUGUST 1990 − REVISED NOVEMBER 1993
DW OR NT PACKAGE
(TOP VIEW)
• State-of-the-Art BiCMOS Design
Significantly Reduces I
CCZ
• Independent Registers for A and B Buses
• Multiplexed Real-Time and Stored Data
• Inverting Data Paths
CLKAB
SAB
OEAB
A1
V
CC
1
2
3
4
5
6
7
8
9
24
23
22
21
20
19
18
17
16
CLKBA
SBA
OEBA
B1
B2
B3
• Power-Up High-Impedance Mode
A2
A3
A4
A5
• Package Options Include Plastic
Small-Outline (DW) Packages and Standard
Plastic 300-mil DIPs (NT)
B4
B5
A6
description
A7 10
15 B6
This SN74BCT651 consists of bus transceiver
circuits, D-type flip-flops, and control circuitry
arranged for multiplexed transmission of data
directly from the data bus or from the internal
A8
GND
B7
B8
11
12
14
13
storage registers. Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions.
The select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred.
A low input level selects real-time data, and a high input level selects stored data. Figure 1 illustrates the four
fundamental bus-management functions that can be performed with the SN74BCT651.
Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the
appropriate clock (CLKAB or CLKBA) inputs regardless of the select- or enable-control pins. When SAB and
SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops
by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. Thus, when
all the other data sources to the two sets of bus lines are at high impedance, each set will remain at its last state.
The SN74BCT651 is characterized for operation from 0°C to 70°C.
FUNCTION TABLE
INPUTS
CLKAB
DATA I/O
A1 THRU A8
OPERATION OR FUNCTION
OEAB
OEBA
CLKBA
SAB
X
SBA
X
B1 THRU B8
Input
L
L
H
H
H
H
X
L
H or L
H or L
Input
Input
Isolation
↑
↑
X
X
Input
Store A and B data
†
X
H
L
↑
H or L
X
X
Input
Unspecified
Store A, hold B
‡
X
↑
↑
X
Input
Output
Input
Store A in both registers
Hold A, store B
†
H or L
↑
X
X
X
X
L
X
Unspecified
Output
Output
Output
Input
‡
X
L
↑
X
↑
X
Input
Store B in both registers
Real-time B data to A bus
Stored B data to A bus
Real-time A data to B bus
Stored A data to B bus
L
L
L
H
X
X
Input
L
L
X
H or L
X
Input
H
H
H
H
X
Output
Output
H or L
X
H
Input
Stored A data to B bus and
stored B data to A bus
H
L
H or L
H or L
H
H
Output
Output
†
‡
The data output functions may be enabled or disabled by various signals at the OEAB or OEBA inputs. Data input functions are always enabled,
i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.
When select control is low, clocks can occur simultaneously so long as allowances are made for propagation delays from A to B (B to A) plus
setup and hold times. When select control is high, clocks must be staggered in order to load both registers.
ꢙ
ꢙ
ꢏ
ꢊ
ꢩ
ꢓ
ꢤ
ꢎ
ꢅ
ꢢ
ꢆ
ꢣ
ꢑ
ꢝ
ꢊ
ꢛ
ꢁ
ꢜ
ꢓ
ꢋ
ꢆ
ꢋ
ꢚ
ꢛ
ꢥ
ꢜ
ꢝ
ꢣ
ꢞ
ꢟ
ꢠ
ꢠ
ꢡ
ꢡ
ꢚ
ꢚ
ꢝ
ꢝ
ꢛ
ꢛ
ꢚ
ꢢ
ꢢ
ꢦ
ꢣ
ꢤ
ꢞ
ꢞ
ꢥ
ꢥ
ꢛ
ꢡ
ꢠ
ꢟ
ꢢ
ꢢ
ꢝ
ꢜ
ꢦ
ꢆꢥ
ꢤ
ꢧ
ꢢ
ꢨ
ꢚ
ꢣ
ꢠ
ꢢ
ꢡ
ꢚ
ꢡ
ꢝ
ꢞ
ꢛ
ꢤ
ꢩ
ꢠ
ꢛ
ꢡ
ꢡ
ꢥ
ꢢ
ꢪ
Copyright 1993, Texas Instruments Incorporated
ꢞ
ꢝ
ꢣ
ꢡ
ꢝ
ꢞ
ꢟ
ꢡ
ꢝ
ꢢ
ꢦ
ꢚ
ꢜ
ꢚ
ꢣ
ꢥ
ꢞ
ꢡ
ꢫ
ꢡ
ꢥ
ꢞ
ꢝ
ꢜ
ꢬ
ꢠ
ꢑ
ꢛ
ꢟ
ꢥ
ꢢ
ꢡ
ꢠ
ꢛ
ꢩ
ꢠ
ꢞ
ꢩ
ꢭ
ꢠ
ꢡ ꢥ ꢢ ꢡꢚ ꢛꢯ ꢝꢜ ꢠ ꢨꢨ ꢦꢠ ꢞ ꢠ ꢟ ꢥ ꢡ ꢥ ꢞ ꢢ ꢪ
ꢞ
ꢞ
ꢠ
ꢛ
ꢡ
ꢮ
ꢪ
ꢙ
ꢞ
ꢝ
ꢩ
ꢤ
ꢣ
ꢡ
ꢚ
ꢝ
ꢛ
ꢦ
ꢞ
ꢝ
ꢣ
ꢥ
ꢢ
ꢢ
ꢚ
ꢛ
ꢯ
ꢩ
ꢝ
ꢥ
ꢢ
ꢛ
ꢝ
ꢡ
ꢛ
ꢥ
ꢣ
ꢥ
ꢢ
ꢢ
ꢠ
ꢞ
ꢚ
ꢨ
ꢮ
ꢚ
ꢛ
ꢣ
ꢨ
ꢤ
ꢩ
ꢥ
2−1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443