5秒后页面跳转
SN74BCT573DWR PDF预览

SN74BCT573DWR

更新时间: 2024-09-16 05:17:39
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器锁存器逻辑集成电路光电二极管输出元件信息通信管理
页数 文件大小 规格书
16页 636K
描述
OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN74BCT573DWR 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:SOIC
包装说明:GREEN, PLASTIC, SOIC-20针数:20
Reach Compliance Code:compliantHTS代码:8542.39.00.01
Factory Lead Time:20 weeks风险等级:5.49
Is Samacsys:N其他特性:BROADSIDE VERSION OF 373
控制类型:ENABLE LOW/HIGH系列:BCT/FBT
JESD-30 代码:R-PDSO-G20JESD-609代码:e4
长度:12.8 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER最大I(ol):0.064 A
湿度敏感等级:1位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:70 °C
最低工作温度:输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP20,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:TR峰值回流温度(摄氏度):260
电源:5 V最大电源电流(ICC):62 mA
Prop。Delay @ Nom-Sup:9.6 ns传播延迟(tpd):8.1 ns
认证状态:Not Qualified座面最大高度:2.65 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:BICMOS
温度等级:COMMERCIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
翻译:N/A宽度:7.5 mm
Base Number Matches:1

SN74BCT573DWR 数据手册

 浏览型号SN74BCT573DWR的Datasheet PDF文件第2页浏览型号SN74BCT573DWR的Datasheet PDF文件第3页浏览型号SN74BCT573DWR的Datasheet PDF文件第4页浏览型号SN74BCT573DWR的Datasheet PDF文件第5页浏览型号SN74BCT573DWR的Datasheet PDF文件第6页浏览型号SN74BCT573DWR的Datasheet PDF文件第7页 
SN54BCT573, SN74BCT573  
OCTAL TRANSPARENT D-TYPE LATCHES  
WITH 3-STATE OUTPUTS  
SCBS071B – AUGUST 1990 – REVISED MARCH 2003  
Operating Voltage Range of 4.5 V to 5.5 V  
State-of-the-Art BiCMOS Design  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
Significantly Reduces I  
CCZ  
– 1000-V Charged-Device Model (C101)  
Full Parallel Access for Loading  
SN54BCT573 . . . J OR W PACKAGE  
SN74BCT573 . . . DW, N, OR NS PACKAGE  
(TOP VIEW)  
SN54BCT573 . . . FK PACKAGE  
(TOP VIEW)  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
OE  
1D  
2D  
3D  
4D  
5D  
6D  
7D  
8D  
V
CC  
1Q  
2Q  
3Q  
4Q  
5Q  
6Q  
7Q  
8Q  
LE  
3
2
1
20 19  
18  
4
5
6
7
8
3D  
4D  
5D  
6D  
7D  
2Q  
3Q  
4Q  
5Q  
6Q  
17  
16  
15  
14  
9 10 11 12 13  
GND  
description/ordering information  
These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively  
low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional  
bus drivers, and working registers.  
The eight latches of the ’BCT573 devices are transparent D-type latches. While the latch-enable (LE) input is  
high, the Q outputs follow the data (D) inputs. When the latch enable is taken low, the Q outputs are latched  
at the logic levels that were set up at the D inputs.  
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high  
or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive  
the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus  
lines without interface or pullup components.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
OE does not affect internal operations of the latches. Old data can be retained or new data can be entered while  
the outputs are in the high-impedance state.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
PDIP – N  
Tube  
SN74BCT573N  
SN74BCT573N  
Tube  
SN74BCT573DW  
SN74BCT573DWR  
SN74BCT573NSR  
SNJ54BCT573J  
SNJ54BCT573W  
SNJ54BCT573FK  
0°C to 70°C  
SOIC – DW  
BCT573  
Tape and reel  
Tape and reel  
Tube  
SOP – NS  
CDIP – J  
BCT573  
SNJ54BCT573J  
SNJ54BCT573W  
SNJ54BCT573FK  
–55°C to 125°C  
CFP – W  
LCCC – FK  
Tube  
Tube  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN74BCT573DWR相关器件

型号 品牌 获取价格 描述 数据表
SN74BCT573DWRE4 TI

获取价格

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74BCT573DWRG4 TI

获取价格

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74BCT573N TI

获取价格

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74BCT573NE4 TI

获取价格

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74BCT573NSR TI

获取价格

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74BCT573NSRE4 TI

获取价格

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74BCT573NSRG4 TI

获取价格

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74BCT574 TI

获取价格

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74BCT574DBR TI

获取价格

OCTAL TRANSPARENT D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74BCT574DBRE4 TI

获取价格

OCTAL TRANSPARENT D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS