5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN74BCT29833
SN74BCT29833 PDF预览

SN74BCT29833

更新时间： 2024-11-14 12:22:31
品牌 Logo 应用领域
德州仪器 - TI 总线收发器
页数 文件大小 规格书
7页 110K
描述
8-BIT TO 9-BIT PARITY BUS TRANSCEIVER

阅读下载

中文翻译

获取价格

SN74BCT29833 数据手册

 浏览型号SN74BCT29833的Datasheet PDF文件第2页浏览型号SN74BCT29833的Datasheet PDF文件第3页浏览型号SN74BCT29833的Datasheet PDF文件第4页浏览型号SN74BCT29833的Datasheet PDF文件第5页浏览型号SN74BCT29833的Datasheet PDF文件第6页浏览型号SN74BCT29833的Datasheet PDF文件第7页 
ꢀꢁꢂ ꢃ ꢄ ꢅꢆ ꢇꢈ ꢉꢊꢊ  
ꢉ ꢋꢄꢌ ꢆꢍ ꢆꢎ ꢍꢈ ꢋꢄꢌ ꢆ ꢍꢏꢐꢑꢌ ꢆ ꢒꢍꢄ ꢓꢀꢍ ꢆꢑꢐ ꢁꢀ ꢅ ꢔꢌ ꢕ ꢔꢑ  
ꢖ
SCBS003C − SEPTEMBER 1987 − REVISED NOVEMBER 1993  
DW OR NT PACKAGE  
(TOP VIEW)  
• BiCMOS Process With TTL Inputs and  
Outputs  
• BiCMOS Design Reduces Standby Current  
OEA  
A1  
V
CC  
B1  
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
• Flow-Through Pinout (All Inputs on  
2
A2  
B2  
Opposite Side From Outputs)  
3
A3  
B3  
4
• Functionally Equivalent to SN74ALS29833  
A4  
B4  
5
and AMD Am29833  
A5  
B5  
6
• High-Speed Bus Transceiver With Parity  
A6  
B6  
7
Generator/Checker  
A7  
B7  
8
• Parity-Error Flag With Open-Collector  
A8  
B8  
9
Output  
ERR  
CLR  
PARITY  
OEB  
10  
11  
• Available Register For Storage of the  
Parity-Error Flag  
GND 12  
13 CLK  
• Package Options Include Plastic  
Small-Outline (DW) Packages and Standard  
Plastic 300-mil DIPs (NT)  
description  
The SN74BCT29833 is an 8-bit to 9-bit parity transceiver designed for asynchronous communication between  
data buses. When data is transmitted from the A to B bus, a parity bit is generated. When data is transmitted  
from the B to A bus with its corresponding parity bit, the parity-error (ERR) output will indicate whether or not  
an error in the B data has occurred. The output-enable (OEA, OEB) inputs can be used to disable the device  
so that the buses are effectively isolated.  
A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports  
with an open-collector parity-error (ERR) flag. ERR is clocked into the register on the rising edge of the CLK  
input. The error flag register is cleared with a low pulse on the clear (CLR) input. When both OEA and OEB are  
low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced  
error condition which gives the designer more system diagnostic capability. The SN74BCT29833 provides true  
logic.  
The SN74BCT29833 is characterized for operation from 0°C to 70°C.  
FUNCTION TABLE  
INPUTS  
CLK  
OUTPUT AND I/O  
†
Bi  
∑ of H’s  
FUNCTION  
Ai  
∑ of H’s  
‡
OEB  
OEA  
CLR  
A
B
PARITY  
ERR  
Odd  
Even  
L
H
L
H
X
X
NA  
NA  
A
NA  
A data to B bus and generate parity  
Odd  
Even  
H
L
H
X
L
H
L
↑
NA  
B
X
NA  
NA  
NA  
NA  
B data to A bus and check parity  
Clear error-flag register  
X
X
X
X
H
H
L
H
H
No↑  
No↑  
↑
X
X
Odd  
Even  
NC  
H
H
§
Isolation  
H
L
H
L
X
Z
Z
A
Z
↑
L
Odd  
Even  
H
L
A data to B bus and generate inverted  
parity  
X
X
NA  
NA  
NA  
NA = not applicable, NC = no change, X = don’t care  
†
‡
§
Summation of high-level inputs includes PARITY along with Bi inputs.  
Output states shown assume the ERR output was previously high.  
In this mode, the ERR output, when enabled, shows inverted parity of the A bus.  
ꢏ
ꢏ
ꢑ
ꢎ
ꢧ
ꢗ
ꢢ
ꢓ
ꢅ
ꢠ
ꢆ
ꢡ
ꢌ
ꢛ
ꢎ
ꢙ
ꢁ
ꢚ
ꢗ
ꢐ
ꢆ
ꢐ
ꢘ
ꢙ
ꢣ
ꢚ
ꢛ
ꢡ
ꢜ
ꢝ
ꢞ
ꢞ
ꢟ
ꢟ
ꢘ
ꢘ
ꢛ
ꢛ
ꢙ
ꢙ
ꢘ
ꢠ
ꢠ
ꢤ
ꢡ
ꢢ
ꢜ
ꢜ
ꢣ
ꢣ
ꢙ
ꢟ
ꢞ
ꢝ
ꢠ
ꢠ
ꢛ
ꢚ
ꢤ
ꢆꢣ  
ꢢ
ꢥ
ꢠ
ꢦ
ꢘ
ꢡ
ꢞ
ꢠ
ꢟ
ꢘ
ꢟ
ꢛ
ꢜ
ꢙ
ꢢ
ꢧ
ꢞ
ꢙ
ꢟ
ꢟ
ꢣ
ꢠ
ꢨ
Copyright 1993, Texas Instruments Incorporated  
ꢜ
ꢛ
ꢡ
ꢟ
ꢛ
ꢜ
ꢝ
ꢟ
ꢛ
ꢠ
ꢤ
ꢘ
ꢚ
ꢘ
ꢡ
ꢣ
ꢜ
ꢟ
ꢩ
ꢟ
ꢣ
ꢜ
ꢛ
ꢚ
ꢪ
ꢞ
ꢌ
ꢙ
ꢝ
ꢣ
ꢠ
ꢟ
ꢞ
ꢙ
ꢧ
ꢞ
ꢜ
ꢧ
ꢫ
ꢞ
ꢟ ꢣ ꢠ ꢟꢘ ꢙꢭ ꢛꢚ ꢞ ꢦꢦ ꢤꢞ ꢜ ꢞ ꢝ ꢣ ꢟ ꢣ ꢜ ꢠ ꢨ  
ꢜ
ꢜ
ꢞ
ꢙ
ꢟ
ꢬ
ꢨ
ꢏ
ꢜ
ꢛ
ꢧ
ꢢ
ꢡ
ꢟ
ꢘ
ꢛ
ꢙ
ꢤ
ꢜ
ꢛ
ꢡ
ꢣ
ꢠ
ꢠ
ꢘ
ꢙ
ꢭ
ꢧ
ꢛ
ꢣ
ꢠ
ꢙ
ꢛ
ꢟ
ꢙ
ꢣ
ꢡ
ꢣ
ꢠ
ꢠ
ꢞ
ꢜ
ꢘ
ꢦ
ꢬ
ꢘ
ꢙ
ꢡ
ꢦ
ꢢ
ꢧ
ꢣ
2−1  
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443  
1234567

中文翻译

下载PDF

与SN74BCT29833相关器件

型号 品牌 获取价格 描述 数据表
SN74BCT29833DW TI

获取价格

 		8-Bit To 9-Bit Parity Transceivers 24-SOIC 0 to 70
SN74BCT29833DW-00 TI

获取价格

 		BCT/FBT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO24
SN74BCT29833DWR TI

获取价格

 		8-Bit To 9-Bit Parity Transceivers 24-SOIC 0 to 70
SN74BCT29833FN TI

获取价格

 		IC,BUS TRANSCEIVER,SINGLE,8-BIT,BICMOS-TTL,LDCC,28PIN,PLASTIC
SN74BCT29833NT TI

获取价格

 		8-Bit To 9-Bit Parity Transceivers 24-PDIP 0 to 70
SN74BCT29833NT-10 TI

获取价格

 		BCT/FBT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDIP24
SN74BCT29834 TI

获取价格

 		8-BIT TO 9-BIT PARITY BUS TRANSCEIVER
SN74BCT29834_11 TI

获取价格

 		8-BIT TO 9-BIT PARITY BUS TRANSCEIVER
SN74BCT29834DW TI

获取价格

 		8-BIT TO 9-BIT PARITY BUS TRANSCEIVER
SN74BCT29834DW-00 TI

获取价格

 		BCT/FBT SERIES, 8-BIT TRANSCEIVER, INVERTED OUTPUT, PDSO24

与SN74BCT29833相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证