ꢀꢁꢂ ꢃ ꢄꢅꢆ ꢇꢈ ꢉꢊ ꢋꢃ ꢌ
ꢈ ꢉ ꢍꢎꢏ ꢊ ꢐꢑꢄ ꢒꢍꢀ ꢑꢓꢓꢒꢔ ꢎꢑꢀ ꢊ ꢕꢄꢁꢀ ꢆꢖ ꢏ ꢅꢖ ꢕ
ꢗ
ꢏ
ꢊ
ꢇ
ꢆ
ꢘ
ꢁ
ꢙ
ꢏ
ꢚ
ꢑ
ꢕ
ꢄ
ꢎ
ꢒ
ꢖ
ꢅ
ꢘ
ꢒ
ꢊ
ꢄ
ꢚ
ꢖ
ꢊ
ꢕ
ꢄ
ꢁ
ꢀ
ꢒ
ꢄ
ꢊ
ꢏ
ꢘ
ꢁ
ꢄ
ꢁ
ꢐ
ꢛ
ꢍ
ꢀ
ꢊ
ꢄ
ꢊ
ꢖ
ꢘ
ꢑ
ꢊ
ꢓ
ꢑ
ꢊ
ꢀ
SCES587A − AUGUST 2004 − REVISED OCTOBER 2004
DGG OR DGV PACKAGE
(TOP VIEW)
D
D
Control Inputs V /V Levels Are
IH IL
Referenced to V
Voltage
CCA
V
Isolation Feature − If Either V
Input
CC
CC
1DIR
1B1
1B2
GND
1B3
1B4
1OE
1A1
1A2
GND
1A3
1A4
1
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
Is at GND, Both Ports Are in the
High-Impedance State
2
3
D
D
Overvoltage-Tolerant Inputs/Outputs Allow
Mixed-Voltage-Mode Data Communications
4
5
Fully Configurable Dual-Rail Design Allows
Each Port to Operate Over the Full 1.2-V to
3.6-V Power-Supply Range
6
V
V
7
CCB
1B5
CCA
1A5
1A6
GND
1A7
1A8
2A1
2A2
GND
2A3
2A4
8
1B6
GND
1B7
1B8
2B1
2B2
GND
2B3
2B4
D
I
Supports Partial-Power-Down Mode
9
off
Operation
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
D
I/Os Are 4.6-V Tolerant
D
Bus Hold on Data Inputs Eliminates the
Need for External Pullup/Pulldown
Resistors
D
D
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
ESD Protection Exceeds JESD 22
− 8000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
V
V
CCB
2B5
CCA
2A5
2A6
GND
2A7
2A8
2OE
2B6
GND
2B7
2B8
2DIR
− 1000-V Charged-Device Model (C101)
description/ordering information
This 16-bit noninverting bus transceiver uses two
separate configurable power-supply rails. The
SN74AVCH16T245 is optimized to operate with
V
V
/V
set at 1.4 V to 3.6 V. It is operational with V
accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track V
/V
as low as 1.2 V. The A port is designed to track
CCA CCB
CCA CCB
. V
. V
accepts
CCA CCA
CCB CCB
any supply voltage from 1.2 V to 3.6 V. This allows for universal low-voltage bidirectional translation between
any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.
The SN74AVCH16T245 is designed for asynchronous communication between data buses. The device
transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the
direction-control (DIR) input. The output-enable (OE) input can be used to disable the outputs so the buses are
effectively isolated.
The SN74AVCH16T245 is designed so that the control pins (1DIR, 2DIR, 1OE, and 2OE) are supplied by V
.
CCA
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
T
PACKAGE
TSSOP − DGG
A
Tape and reel SN74AVCH16T245GR
Tape and reel SN74AVCH16T245VR
AVCH16T245
WJ245
TVSOP − DGV
−40°C to 85°C
VFBGA − GQL
SN74AVCH16T245KR
Tape and reel
WJ245
VFBGA − ZQL (Pb-free)
74AVCH16T245ZQLR
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
ꢓ
ꢓ
ꢕ
ꢘ
ꢫ
ꢐ
ꢦ
ꢑ
ꢆ
ꢤ
ꢊ
ꢥ
ꢏ
ꢟ
ꢘ
ꢝ
ꢁ
ꢞ
ꢐ
ꢄ
ꢊ
ꢄ
ꢜ
ꢝ
ꢧ
ꢞ
ꢟ
ꢥ
ꢠ
ꢡ
ꢢ
ꢢ
ꢣ
ꢣ
ꢜ
ꢜ
ꢟ
ꢟ
ꢝ
ꢝ
ꢜ
ꢤ
ꢤ
ꢨ
ꢥ
ꢦ
ꢠ
ꢠ
ꢧ
ꢧ
ꢝ
ꢣ
ꢢ
ꢡ
ꢤ
ꢤ
ꢟ
ꢞ
ꢨ
ꢊꢧ
ꢦ
ꢩ
ꢤ
ꢪ
ꢜ
ꢥ
ꢢ
ꢤ
ꢣ
ꢜ
ꢣ
ꢟ
ꢠ
ꢝ
ꢦ
ꢫ
ꢢ
ꢝ
ꢣ
ꢣ
ꢧ
ꢤ
ꢬ
Copyright 2004, Texas Instruments Incorporated
ꢠ
ꢟ
ꢥ
ꢣ
ꢟ
ꢠ
ꢡ
ꢣ
ꢟ
ꢤ
ꢨ
ꢜ
ꢞ
ꢜ
ꢥ
ꢧ
ꢠ
ꢣ
ꢭ
ꢣ
ꢧ
ꢠ
ꢟ
ꢞ
ꢮ
ꢢ
ꢏ
ꢝ
ꢡ
ꢧ
ꢤ
ꢣ
ꢢ
ꢝ
ꢫ
ꢢ
ꢠ
ꢫ
ꢯ
ꢢ
ꢣ ꢧ ꢤ ꢣꢜ ꢝꢱ ꢟꢞ ꢢ ꢪꢪ ꢨꢢ ꢠ ꢢ ꢡ ꢧ ꢣ ꢧ ꢠ ꢤ ꢬ
ꢠ
ꢠ
ꢢ
ꢝ
ꢣ
ꢰ
ꢬ
ꢓ
ꢠ
ꢟ
ꢫ
ꢦ
ꢥ
ꢣ
ꢜ
ꢟ
ꢝ
ꢨ
ꢠ
ꢟ
ꢥ
ꢧ
ꢤ
ꢤ
ꢜ
ꢝ
ꢱ
ꢫ
ꢟ
ꢧ
ꢤ
ꢝ
ꢟ
ꢣ
ꢝ
ꢧ
ꢥ
ꢧ
ꢤ
ꢤ
ꢢ
ꢠ
ꢜ
ꢪ
ꢰ
ꢜ
ꢝ
ꢥ
ꢪ
ꢦ
ꢫ
ꢧ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265