5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN74AVC16722DGG
SN74AVC16722DGG PDF预览

SN74AVC16722DGG

更新时间： 2024-11-15 22:59:15
品牌 Logo 应用领域
德州仪器 - TI 触发器输出元件
页数 文件大小 规格书
12页 201K
描述
22-BIT FLIP-FLOP WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74AVC16722DGG 技术参数

是否Rohs认证： 符合生命周期：Obsolete
零件包装代码：TSSOP包装说明：TSSOP-64
针数：64Reach Compliance Code：compliant
风险等级：5.56系列：AVC
JESD-30 代码：R-PDSO-G64JESD-609代码：e4
长度：17 mm逻辑集成电路类型：BUS DRIVER
湿度敏感等级：1位数：22
功能数量：1端口数量：2
端子数量：64最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：TSSOP封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度（摄氏度）：250
传播延迟（tpd）：6.3 ns认证状态：Not Qualified
座面最大高度：1.2 mm最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：1.4 V标称供电电压 (Vsup)：1.5 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：0.5 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：6.1 mm

SN74AVC16722DGG 数据手册

 浏览型号SN74AVC16722DGG的Datasheet PDF文件第2页浏览型号SN74AVC16722DGG的Datasheet PDF文件第3页浏览型号SN74AVC16722DGG的Datasheet PDF文件第4页浏览型号SN74AVC16722DGG的Datasheet PDF文件第5页浏览型号SN74AVC16722DGG的Datasheet PDF文件第6页浏览型号SN74AVC16722DGG的Datasheet PDF文件第7页 
SN74AVC16722  
22-BIT FLIP-FLOP  
WITH 3-STATE OUTPUTS  
SCES166H – DECEMBER 1998 – REVISED JUNE 2000  
Member of the Texas Instruments  
Widebus Family  
Overvoltage-Tolerant Inputs/Outputs Allow  
Mixed-Voltage-Mode Data Communications  
EPIC (Enhanced-Performance Implanted  
CMOS) Submicron Process  
I
Supports Partial-Power-Down Mode  
off  
Operation  
DOC (Dynamic Output Control) Circuit  
Dynamically Changes Output Impedance,  
Resulting in Noise Reduction Without  
Speed Degradation  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class I  
Packaged in Thin Shrink Small-Outline  
Package  
Dynamic Drive Capability Is Equivalent to  
Standard Outputs With I  
and I  
of  
OH  
OL  
±24 mA at 2.5-V V  
CC  
description  
A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output  
impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1  
shows typical V vs I and V  
vs I  
curves to illustrate the output impedance and drive capability of the  
OL  
OL  
OH  
OH  
circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is  
equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, AVC  
Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC )  
Circuitry Technology and Applications, literature number SCEA009.  
3.2  
T
= 25°C  
T
= 25°C  
A
A
Process = Nominal  
Process = Nominal  
2.8  
2.4  
2.0  
2.8  
2.4  
2.0  
V
= 3.3 V  
CC  
1.6  
1.2  
0.8  
0.4  
1.6  
1.2  
0.8  
0.4  
V
= 2.5 V  
CC  
V
= 1.8 V  
CC  
V
= 3.3 V  
V
= 2.5 V  
CC  
CC  
V
= 1.8 V  
CC  
–160 –144 –128 –112 –96 –80 –64 –48 –32 –16  
– Output Current – mA  
0
17  
34  
51  
68  
85 102 119 136 153 170  
0
I
– Output Current – mA  
I
OH  
OL  
Figure 1. Output Voltage vs Output Current  
This 22-bit flip-flop is operational at 1.2-V to 3.6-V V , but is designed specifically for 1.65-V to 3.6-V V  
CC  
operation.  
CC  
The 22 flip-flops of the SN74AVC16722 are edge-triggered D-type flip-flops with clock-enable (CLKEN) input.  
On the positive transition of the clock (CLK) input, the device stores data into the flip-flops if CLKEN is low. If  
CLKEN is high, no data is stored.  
A buffered output-enable (OE) input places the 22 outputs in either a normal logic state (high or low) or the  
high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.  
OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered  
while the outputs are in the high-impedance state.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
DOC, EPIC, and Widebus are trademarks of Texas Instruments.  
Copyright 2000, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...12

中文翻译

下载PDF

与SN74AVC16722DGG相关器件

型号 品牌 获取价格 描述 数据表
SN74AVC16722DGGR TI

获取价格

 		22-BIT FLIP-FLOP WITH 3-STATE OUTPUTS
SN74AVC16827 TI

获取价格

 		20-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74AVC16827DGGR TI

获取价格

 		具有三态输出的 20 通道、1.2V 至 3.6V 缓冲器 | DGG | 56 | -4
SN74AVC16827DGV TI

获取价格

 		AVC SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56, PLASTIC, TVSOP-56
SN74AVC16827DGVR TI

获取价格

 		20-Bit Buffer/Driver With 3-State Outputs 56-TVSOP -40 to 85
SN74AVC16834 TI

获取价格

 		18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
SN74AVC16834DGG TI

获取价格

 		18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
SN74AVC16834DGGR TI

获取价格

 		18-Bit Universal Bus Driver With 3-State Outputs 56-TSSOP -40 to 85
SN74AVC16834DGV TI

获取价格

 		18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
SN74AVC16834DGVR TI

获取价格

 		具有三态输出的 18 位通用总线驱动器 | DGV | 56 | -40 to 85

与SN74AVC16722DGG相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证