5秒后页面跳转
SN74AVC16334DGV PDF预览

SN74AVC16334DGV

更新时间: 2024-11-15 22:59:15
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器输出元件
页数 文件大小 规格书
12页 181K
描述
16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SN74AVC16334DGV 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:TSSOP,
针数:48Reach Compliance Code:unknown
风险等级:5.65系列:AVC
JESD-30 代码:R-PDSO-G48JESD-609代码:e0
长度:9.7 mm逻辑集成电路类型:BUS DRIVER
位数:16功能数量:1
端口数量:2端子数量:48
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):NOT SPECIFIED传播延迟(tpd):7.8 ns
认证状态:Not Qualified座面最大高度:1.2 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):1.4 V
标称供电电压 (Vsup):1.5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:TIN LEAD端子形式:GULL WING
端子节距:0.4 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:4.4 mm
Base Number Matches:1

SN74AVC16334DGV 数据手册

 浏览型号SN74AVC16334DGV的Datasheet PDF文件第2页浏览型号SN74AVC16334DGV的Datasheet PDF文件第3页浏览型号SN74AVC16334DGV的Datasheet PDF文件第4页浏览型号SN74AVC16334DGV的Datasheet PDF文件第5页浏览型号SN74AVC16334DGV的Datasheet PDF文件第6页浏览型号SN74AVC16334DGV的Datasheet PDF文件第7页 
SN74AVC16334  
16-BIT UNIVERSAL BUS DRIVER  
WITH 3-STATE OUTPUTS  
SCES154G – DECEMBER 1998 – REVISED FEBRUARY 2000  
Member of the Texas Instruments  
Widebus Family  
I
Supports Partial-Power-Down Mode  
off  
Operation  
EPIC (Enhanced-Performance Implanted  
CMOS) Submicron Process  
Ideal for Use in PC133 Registered DIMM  
Applications  
DOC (Dynamic Output Control) Circuit  
Dynamically Changes Output Impedance,  
Resulting in Noise Reduction Without  
Speed Degradation  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
Dynamic Drive Capability Is Equivalent to  
Standard Outputs With I  
and I  
of  
OH  
OL  
Package Options Include Plastic Thin  
Shrink Small-Outline (DGG) and Thin Very  
Small-Outline (DGV) Packages  
±24 mA at 2.5-V V  
CC  
Overvoltage-Tolerant Inputs/Outputs Allow  
Mixed-Voltage-Mode Data Communications  
description  
A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output  
impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1  
shows typical V vs I and V  
vs I  
curves to illustrate the output impedance and drive capability of the  
OL  
OL  
OH  
OH  
circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is  
equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, AVC  
Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC )  
Circuitry Technology and Applications, literature number SCEA009.  
3.2  
T
= 25°C  
T
= 25°C  
A
A
Process = Nominal  
Process = Nominal  
2.8  
2.4  
2.0  
2.8  
2.4  
2.0  
V
= 3.3 V  
CC  
1.6  
1.2  
0.8  
0.4  
1.6  
1.2  
0.8  
0.4  
V
= 2.5 V  
CC  
V
= 1.8 V  
CC  
V
= 3.3 V  
V
= 2.5 V  
CC  
CC  
V
= 1.8 V  
CC  
–160 –144 –128 –112 –96 –80 –64 –48 –32 –16  
– Output Current – mA  
0
17  
34  
51  
68  
85 102 119 136 153 170  
0
I
– Output Current – mA  
I
OH  
OL  
Figure 1. Output Voltage vs Output Current  
This 16-bit universal bus driver is operational at 1.2-V to 3.6-V V , but is designed specifically for 1.65-V to  
CC  
3.6-V V  
operation.  
CC  
Data flow from A to Y is controlled by the output-enable (OE) input. The device operates in the transparent mode  
when the latch-enable (LE) input is low. When LE is high, the A data is latched if the clock (CLK) input is held  
at a high or low logic level. If LE is high, the A data is stored in the latch/flip-flop on the low-to-high transition  
of CLK. When OE is high, the outputs are in the high-impedance state.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.  
Copyright 2000, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN74AVC16334DGV相关器件

型号 品牌 获取价格 描述 数据表
SN74AVC16334DGVR TI

获取价格

16-Bit Universal Bus Driver With 3-State Outputs 48-TVSOP -40 to 85
SN74AVC16373 TI

获取价格

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74AVC16373DGG TI

获取价格

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74AVC16373DGGE4 TI

获取价格

AVC SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48, PLASTIC, TSSOP-48
SN74AVC16373DGGR TI

获取价格

具有三态输出的 16 位透明 D 型锁存器 | DGG | 48 | -40 to 85
SN74AVC16373DGV TI

获取价格

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74AVC16373DGVR TI

获取价格

具有三态输出的 16 位透明 D 型锁存器 | DGV | 48 | -40 to 85
SN74AVC16374 TI

获取价格

16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74AVC16374_06 TI

获取价格

16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74AVC16374DGG TI

获取价格

16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS