5秒后页面跳转
SN74AUP3G17 PDF预览

SN74AUP3G17

更新时间: 2024-11-16 06:12:55
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
13页 277K
描述
LOW-POWER TRIPLE SCHMITT-TRIGGER BUFFER

SN74AUP3G17 数据手册

 浏览型号SN74AUP3G17的Datasheet PDF文件第2页浏览型号SN74AUP3G17的Datasheet PDF文件第3页浏览型号SN74AUP3G17的Datasheet PDF文件第4页浏览型号SN74AUP3G17的Datasheet PDF文件第5页浏览型号SN74AUP3G17的Datasheet PDF文件第6页浏览型号SN74AUP3G17的Datasheet PDF文件第7页 
SN74AUP3G17  
www.ti.com  
SCES765A DECEMBER 2009REVISED DECEMBER 2009  
LOW-POWER TRIPLE SCHMITT-TRIGGER BUFFER  
Check for Samples: SN74AUP3G17  
1
FEATURES  
Available in the Texas Instruments NanoStar™  
Package  
Optimized for 3.3-V Operation  
3.6-V I/O Tolerant to Support Mixed-Mode  
Signal Operation  
Low Static-Power Consumption  
(ICC = 0.9 μA Maximum)  
tpd = 5.1 ns Maximum at 3.3 V  
Low Dynamic-Power Consumption  
(Cpd = 4.3 pF Typ at 3.3 V)  
Suitable for Point-to-Point Applications  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
Low Input Capacitance (Ci = 1.5 pF Typical)  
Low Noise – Overshoot and Undershoot  
<10% of VCC  
ESD Performance Tested Per JESD 22  
2000-V Human-Body Model  
(A114-B, Class II)  
Ioff Supports Partial-Power-Down Mode  
Operation  
1000-V Charged-Device Model (C101)  
Wide Operating VCC Range of 0.8 V to 3.6 V  
DCU PACKAGE  
(TOP VIEW)  
DQE PACKAGE  
(TOP VIEW)  
RSE PACKAGE  
(TOP VIEW)  
YFP PACKAGE  
(TOP VIEW)  
VCC  
VCC  
1
2
3
4
8
7
6
5
1A  
3Y  
A1  
B1  
C1  
D1  
A2  
B2  
C2  
D2  
VCC  
1 8  
2 7  
3 6  
4 5  
VCC  
1Y  
3A  
2Y  
1
2
3
4
8
7
6
5
1A  
3Y  
1A  
3Y  
1Y  
3A  
2Y  
1Y  
3A  
2Y  
8
1
2
3
7
6
5
1Y  
3A  
2Y  
1A  
3Y  
2A  
2A  
2A  
2A  
GND  
GND  
GND  
4
GND  
See mechanical drawings for dimensions.  
DESCRIPTION/ORDERING INFORMATION  
The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable  
applications. This family ensures a very low static- and dynamic-power consumption across the entire VCC range  
of 0.8 V to 3.6 V, resulting in increased battery life (see Figure 1). This product also maintains excellent signal  
integrity (see the very low undershoot and overshoot characteristics shown in Figure 2).  
Static-Power Consumption  
(µA)  
Dynamic-Power Consumption  
(pF)  
Switching Characteristics  
at 25 MHz(A)  
100%  
80%  
60%  
40%  
20%  
0%  
100%  
80%  
60%  
40%  
20%  
0%  
3.5  
3.0  
2.5  
2.0  
1.5  
1.0  
0.5  
0.0  
-0.5  
Input  
Output  
3.3-V  
Logic(A)  
3.3-V  
Logic(A)  
AUP  
AUP  
(A)  
20  
25  
Time (ns)  
10 15  
0
5
35 40 45  
30  
Single, dual, and triple gates  
(A) SN74AUP3Gxx data at C = 15 pF.  
L
Figure 1. AUP – The Lowest-Power Family  
Figure 2. Excellent Signal Integrity  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 2009, Texas Instruments Incorporated  
 

与SN74AUP3G17相关器件

型号 品牌 获取价格 描述 数据表
SN74AUP3G17DCUR TI

获取价格

LOW-POWER TRIPLE SCHMITT-TRIGGER BUFFER
SN74AUP3G17DQER TI

获取价格

LOW-POWER TRIPLE SCHMITT-TRIGGER BUFFER
SN74AUP3G17RSER TI

获取价格

LOW-POWER TRIPLE SCHMITT-TRIGGER BUFFER
SN74AUP3G17YFPR TI

获取价格

LOW-POWER TRIPLE SCHMITT-TRIGGER BUFFER
SN74AUP3G34 TI

获取价格

LOW-POWER TRIPLE BUFFER GATE
SN74AUP3G34DCUR TI

获取价格

LOW-POWER TRIPLE BUFFER GATE
SN74AUP3G34DCURG4 TI

获取价格

3 通道、0.8V 至 3.6V 低功耗缓冲器 | DCU | 8 | -40 to 85
SN74AUP3G34DQER TI

获取价格

LOW-POWER TRIPLE BUFFER GATE
SN74AUP3G34RSER TI

获取价格

LOW-POWER TRIPLE BUFFER GATE
SN74AUP3G34YFPR TI

获取价格

LOW-POWER TRIPLE BUFFER GATE