5秒后页面跳转
SN74AUP1G08YFPR PDF预览

SN74AUP1G08YFPR

更新时间: 2024-01-26 17:54:38
品牌 Logo 应用领域
德州仪器 - TI 栅极触发器逻辑集成电路输入元件PC
页数 文件大小 规格书
17页 568K
描述
LOW-POWER SINGLE 2-INPUT POSITIVE-AND GATE

SN74AUP1G08YFPR 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:BGA
包装说明:VFBGA, BGA6,2X3,20针数:5
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:1.3
Samacsys Confidence:Samacsys Status:Released
Samacsys PartID:606854Samacsys Pin Count:6
Samacsys Part Category:Integrated CircuitSamacsys Package Category:Other
Samacsys Footprint Name:BGA6C40P2X3_117X77X50Samacsys Released Date:2017-01-12 12:59:53
Is Samacsys:N系列:AUP/ULP/V
JESD-30 代码:R-XBGA-B5JESD-609代码:e1
长度:1.4 mm负载电容(CL):30 pF
逻辑集成电路类型:AND GATE最大I(ol):0.004 A
湿度敏感等级:1功能数量:1
输入次数:2端子数量:5
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE封装主体材料:UNSPECIFIED
封装代码:VFBGA封装等效代码:BGA6,2X3,20
封装形状:RECTANGULAR封装形式:GRID ARRAY, VERY THIN PROFILE, FINE PITCH
包装方法:TR峰值回流温度(摄氏度):260
电源:1.2/3.3 V最大电源电流(ICC):0.0009 mA
Prop。Delay @ Nom-Sup:25.5 ns传播延迟(tpd):25.5 ns
认证状态:Not Qualified施密特触发器:NO
座面最大高度:0.5 mm子类别:Gates
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):0.8 V
标称供电电压 (Vsup):1.2 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Silver/Copper (Sn/Ag/Cu)端子形式:BALL
端子节距:0.5 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:0.9 mm
Base Number Matches:1

SN74AUP1G08YFPR 数据手册

 浏览型号SN74AUP1G08YFPR的Datasheet PDF文件第2页浏览型号SN74AUP1G08YFPR的Datasheet PDF文件第3页浏览型号SN74AUP1G08YFPR的Datasheet PDF文件第4页浏览型号SN74AUP1G08YFPR的Datasheet PDF文件第5页浏览型号SN74AUP1G08YFPR的Datasheet PDF文件第6页浏览型号SN74AUP1G08YFPR的Datasheet PDF文件第7页 
SN74AUP1G08  
LOW-POWER SINGLE 2-INPUT POSITIVE-AND GATE  
www.ti.com  
SCES502GNOVEMBER 2003REVISED OCTOBER 2007  
1
FEATURES  
2
Available in the Texas Instruments NanoFree™  
Package  
Optimized for 3.3-V Operation  
3.6-V I/O Tolerant to Support Mixed-Mode  
Signal Operation  
Low Static-Power Consumption (ICC = 0.9 μA  
Maximum)  
tpd = 4.3 ns Maximum at 3.3 V  
Low Dynamic-Power Consumption  
(Cpd = 4.3 pF Typ at 3.3 V)  
Suitable for Point-to-Point Applications  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
Low Input Capacitance (Ci = 1.5 pF Typical)  
Low Noise – Overshoot and Undershoot  
<10% of VCC  
ESD Performance Tested Per JESD 22  
2000-V Human-Body Model  
(A114-B, Class II)  
Ioff Supports Partial-Power-Down Mode  
Operation  
200-V Machine Model (A115-A)  
Schmitt-Trigger Action Allows Slow Input  
Transition and Better Switching Noise  
Immunity at the Input (Vhys = 250 mV Typical at  
3.3 V)  
1000-V Charged-Device Model (C101)  
ESD Protection Exceeds ±5000 V With  
Human-Body Model  
Wide Operating VCC Range of 0.8 V to 3.6 V  
YZP PACKAGE  
(BOTTOM VIEW)  
YFP PACKAGE  
(BOTTOM VIEW)  
DRY PACKAGE  
(TOP VIEW)  
1
2
3
6
5
A
B
VCC  
NC  
Y
NC  
6
4
GND  
DESCRIPTION/ORDERING INFORMATION  
The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable  
applications. This family ensures a very low static- and dynamic-power consumption across the entire VCC range  
of 0.8 V to 3.6 V, resulting in increased battery life (see Figure 1). This product also maintains excellent signal  
integrity (see the very low undershoot and overshoot characteristics shown in Figure 2).  
Y + A B or Y + A ) B  
This single 2-input positive-AND gate performs the Boolean function  
in positive logic.  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
2
NanoFree is a trademark of Texas Instruments.  
UNLESS OTHERWISE NOTED this document contains  
PRODUCTION DATA information current as of publication date.  
Products conform to specifications per the terms of Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 2003–2007, Texas Instruments Incorporated  

SN74AUP1G08YFPR 替代型号

型号 品牌 替代类型 描述 数据表
SN74AUP1G08YZPR TI

类似代替

LOW POWER SINGLE 2 INPUT POSITIVE AND GATE
SN74AUP1G08YEPR TI

类似代替

LOW POWER SINGLE 2 INPUT POSITIVE AND GATE

与SN74AUP1G08YFPR相关器件

型号 品牌 获取价格 描述 数据表
SN74AUP1G08YZPR TI

获取价格

LOW POWER SINGLE 2 INPUT POSITIVE AND GATE
SN74AUP1G125 TI

获取价格

LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
SN74AUP1G125_10 TI

获取价格

LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
SN74AUP1G125_101 TI

获取价格

LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
SN74AUP1G125DBVR TI

获取价格

LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
SN74AUP1G125DBVT TI

获取价格

LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
SN74AUP1G125DCK TI

获取价格

AUP/ULP/V SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO5
SN74AUP1G125DCKR TI

获取价格

LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
SN74AUP1G125DCKT TI

获取价格

LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
SN74AUP1G125DPWR TI

获取价格

具有三态输出的单路 0.8V 至 3.6V 低功耗缓冲器 | DPW | 5 | -40