5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 栅极> SN74AUP1G08YEPR
SN74AUP1G08YEPR PDF预览

SN74AUP1G08YEPR

更新时间： 2024-11-26 21:56:07
品牌 Logo 应用领域
德州仪器 - TI 输入元件
页数 文件大小 规格书
13页 271K
描述
LOW POWER SINGLE 2 INPUT POSITIVE AND GATE

阅读下载

中文翻译

获取价格

SN74AUP1G08YEPR 数据手册

 浏览型号SN74AUP1G08YEPR的Datasheet PDF文件第2页浏览型号SN74AUP1G08YEPR的Datasheet PDF文件第3页浏览型号SN74AUP1G08YEPR的Datasheet PDF文件第4页浏览型号SN74AUP1G08YEPR的Datasheet PDF文件第5页浏览型号SN74AUP1G08YEPR的Datasheet PDF文件第6页浏览型号SN74AUP1G08YEPR的Datasheet PDF文件第7页 
ꢀꢁ ꢂꢃ ꢄꢅ ꢆꢇ ꢈ ꢉꢊ  
ꢈ
ꢋ
ꢌ
ꢍ
ꢎ
ꢆ
ꢌ
ꢍ
ꢏ
ꢐ
ꢀ
ꢑ
ꢁ
ꢈ
ꢋ
ꢏ
ꢒ
ꢎꢑ  
ꢁ
ꢆ
ꢅ
ꢓ
ꢆ
ꢌ
ꢀ
ꢑ
ꢓ
ꢑ
ꢔ
ꢏ
ꢎ
ꢄ
ꢁ
ꢕ
ꢄ
ꢓ
ꢏ
SCES502B − NOVEMBER 2003 − REVISED AUGUST 2004  
D
D
D
Available in the Texas Instruments  
NanoStarand NanoFreePackages  
Low Static-Power Consumption;  
D
D
D
D
D
D
Wide Operating V  
Range of 0.8 V to 3.6 V  
CC  
Optimized for 3.3-V Operation  
3.6-V I/O Tolerant to Support Mixed-Mode  
Signal Operation  
I
= 0.9 µA Max  
CC  
Low Dynamic-Power Consumption;  
= 4.3 pF Typ at 3.3 V  
t
= 4.3 ns Max at 3.3 V  
pd  
C
pd  
Suitable for Point-to-Point Applications  
D
Low Input Capacitance; C = 1.5 pF Typ  
i
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
D
Low Noise − Overshoot and Undershoot  
<10% of V  
CC  
D
ESD Performance Tested Per JESD 22  
− 2000-V Human-Body Model  
(A114-B, Class II)  
− 200-V Machine Model (A115-A)  
− 1000-V Charged-Device Model (C101)  
D
D
I
Supports Partial-Power-Down Mode  
off  
Operation  
Schmitt-Trigger Action Allows Slow Input  
Transition and Better Switching Noise  
Immunity at the Input  
D
ESD Protection Exceeds 5000 V With  
Human-Body Model  
(V  
= 250 mV Typ at 3.3 V)  
hys  
DBV OR DCK PACKAGE  
(TOP VIEW)  
YEP OR YZP PACKAGE  
(BOTTOM VIEW)  
3 4  
2
GND  
B
Y
V
1
2
3
5
4
A
B
GND  
V
Y
CC  
1 5  
A
CC  
description/ordering information  
The AUP family is TI’s premier solution to the industry’s low-power needs in battery-powered portable  
applications. This family ensures a very low static- and dynamic-power consumption across the entire V  
CC  
range of 0.8 V to 3.6 V, resulting in increased battery life (see Figure 1). This product also maintains excellent  
signal integrity (see the very low undershoot and overshoot characteristics shown in Figure 2).  
Static-Power Consumption  
Dynamic-Power Consumption  
(pF)  
Switching Characteristics  
†
(µA)  
at 25 MHz  
3.5  
3
100%  
100%  
80%  
60%  
80%  
2.5  
2
Input  
Output  
60%  
40%  
3.3-V  
3.3-V  
†  
Logic  
1.5  
1
†
Logic  
40%  
0.5  
0
20%  
0%  
20%  
0%  
AUP  
AUP  
−0.5  
10  
15 20  
Time − ns  
AUP1G08 data at C = 15 pF  
0
5
25  
35 40 45  
30  
†
Single, dual, and triple gates  
†
L
Figure 2. Excellent Signal Integrity  
Y + A • B or Y + A ) B  
Figure 1. AUP − The Lowest-Power Family  
This single 2-input positive-AND gate performs the Boolean function  
in positive logic.  
NanoStarand NanoFreepackage technology is a major breakthrough in IC packaging concepts, using the  
die as the package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
NanoStar and NanoFree are trademarks of Texas Instruments.  
ꢆ
ꢆ
ꢐ
ꢌ
ꢦ
ꢕ
ꢡ
ꢅ
ꢖ
ꢟ
ꢓ
ꢠ
ꢑ
ꢚ
ꢌ
ꢘ
ꢁ
ꢙ
ꢕ
ꢄ
ꢓ
ꢄ
ꢗ
ꢘ
ꢢ
ꢙ
ꢚ
ꢠ
ꢛ
ꢜ
ꢝ
ꢝ
ꢞ
ꢞ
ꢗ
ꢗ
ꢚ
ꢚ
ꢘ
ꢘ
ꢗ
ꢟ
ꢟ
ꢣ
ꢠ
ꢡ
ꢛ
ꢛ
ꢢ
ꢢ
ꢘ
ꢞ
ꢝ
ꢜ
ꢟ
ꢟ
ꢚ
ꢙ
ꢣ
ꢓꢢ  
ꢡ
ꢤ
ꢟ
ꢥ
ꢗ
ꢠ
ꢝ
ꢟ
ꢞ
ꢗ
ꢞ
ꢚ
ꢛ
ꢘ
ꢡ
ꢦ
ꢝ
ꢘ
ꢞ
ꢞ
ꢢ
ꢟ
ꢧ
Copyright 2004, Texas Instruments Incorporated  
ꢛ
ꢚ
ꢠ
ꢞ
ꢚ
ꢛ
ꢜ
ꢞ
ꢚ
ꢟ
ꢣ
ꢗ
ꢙ
ꢗ
ꢠ
ꢢ
ꢛ
ꢞ
ꢨ
ꢞ
ꢢ
ꢛ
ꢚ
ꢙ
ꢩ
ꢝ
ꢑ
ꢘ
ꢜ
ꢢ
ꢟ
ꢞ
ꢝ
ꢘ
ꢦ
ꢝ
ꢛ
ꢦ
ꢪ
ꢝ
ꢞ ꢢ ꢟ ꢞꢗ ꢘꢬ ꢚꢙ ꢝ ꢥꢥ ꢣꢝ ꢛ ꢝ ꢜ ꢢ ꢞ ꢢ ꢛ ꢟ ꢧ  
ꢛ
ꢛ
ꢝ
ꢘ
ꢞ
ꢫ
ꢧ
ꢆ
ꢛ
ꢚ
ꢦ
ꢡ
ꢠ
ꢞ
ꢗ
ꢚ
ꢘ
ꢣ
ꢛ
ꢚ
ꢠ
ꢢ
ꢟ
ꢟ
ꢗ
ꢘ
ꢬ
ꢦ
ꢚ
ꢢ
ꢟ
ꢘ
ꢚ
ꢞ
ꢘ
ꢢ
ꢠ
ꢢ
ꢟ
ꢟ
ꢝ
ꢛ
ꢗ
ꢥ
ꢫ
ꢗ
ꢘ
ꢠ
ꢥ
ꢡ
ꢦ
ꢢ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...13

中文翻译

下载PDF

SN74AUP1G08YEPR 替代型号

型号 品牌 替代类型 描述 数据表
SN74AUP1G08YZPR TI

完全替代

 LOW POWER SINGLE 2 INPUT POSITIVE AND GATE
SN74AUP1G08YFPR TI

类似代替

 LOW-POWER SINGLE 2-INPUT POSITIVE-AND GATE

与SN74AUP1G08YEPR相关器件

型号 品牌 获取价格 描述 数据表
SN74AUP1G08YFPR TI

获取价格

 		LOW-POWER SINGLE 2-INPUT POSITIVE-AND GATE
SN74AUP1G08YZPR TI

获取价格

 		LOW POWER SINGLE 2 INPUT POSITIVE AND GATE
SN74AUP1G125 TI

获取价格

 		LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
SN74AUP1G125_10 TI

获取价格

 		LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
SN74AUP1G125_101 TI

获取价格

 		LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
SN74AUP1G125DBVR TI

获取价格

 		LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
SN74AUP1G125DBVT TI

获取价格

 		LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
SN74AUP1G125DCK TI

获取价格

 		AUP/ULP/V SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO5
SN74AUP1G125DCKR TI

获取价格

 		LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
SN74AUP1G125DCKT TI

获取价格

 		LOW-POWER SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

与SN74AUP1G08YEPR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证