5秒后页面跳转
SN74AUP1G08DCKR PDF预览

SN74AUP1G08DCKR

更新时间: 2024-11-23 21:56:07
品牌 Logo 应用领域
德州仪器 - TI 栅极触发器逻辑集成电路光电二极管输入元件PC
页数 文件大小 规格书
13页 271K
描述
LOW POWER SINGLE 2 INPUT POSITIVE AND GATE

SN74AUP1G08DCKR 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:TSSOP, TSSOP5/6,.08针数:5
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:6 weeks
风险等级:0.93Samacsys Confidence:3
Samacsys Status:ReleasedSamacsys PartID:267320
Samacsys Pin Count:5Samacsys Part Category:Integrated Circuit
Samacsys Package Category:SOT23 (5-Pin)Samacsys Footprint Name:DCK
Samacsys Released Date:2017-01-12 12:59:53Is Samacsys:N
系列:AUP/ULP/VJESD-30 代码:R-PDSO-G5
JESD-609代码:e4长度:2 mm
负载电容(CL):30 pF逻辑集成电路类型:AND GATE
最大I(ol):0.004 A湿度敏感等级:1
功能数量:1输入次数:2
端子数量:5最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP5/6,.08封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TR
峰值回流温度(摄氏度):260电源:1.2/3.3 V
最大电源电流(ICC):0.0009 mAProp。Delay @ Nom-Sup:25.5 ns
传播延迟(tpd):25.5 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:1.1 mm
子类别:Gates最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):0.8 V标称供电电压 (Vsup):1.2 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:1.25 mmBase Number Matches:1

SN74AUP1G08DCKR 数据手册

 浏览型号SN74AUP1G08DCKR的Datasheet PDF文件第2页浏览型号SN74AUP1G08DCKR的Datasheet PDF文件第3页浏览型号SN74AUP1G08DCKR的Datasheet PDF文件第4页浏览型号SN74AUP1G08DCKR的Datasheet PDF文件第5页浏览型号SN74AUP1G08DCKR的Datasheet PDF文件第6页浏览型号SN74AUP1G08DCKR的Datasheet PDF文件第7页 
ꢀꢁ ꢂꢃ ꢄꢅ ꢆꢇ ꢈ ꢉꢊ  
ꢎꢑ  
SCES502B − NOVEMBER 2003 − REVISED AUGUST 2004  
D
D
D
Available in the Texas Instruments  
NanoStarand NanoFreePackages  
Low Static-Power Consumption;  
D
D
D
D
D
D
Wide Operating V  
Range of 0.8 V to 3.6 V  
CC  
Optimized for 3.3-V Operation  
3.6-V I/O Tolerant to Support Mixed-Mode  
Signal Operation  
I
= 0.9 µA Max  
CC  
Low Dynamic-Power Consumption;  
= 4.3 pF Typ at 3.3 V  
t
= 4.3 ns Max at 3.3 V  
pd  
C
pd  
Suitable for Point-to-Point Applications  
D
Low Input Capacitance; C = 1.5 pF Typ  
i
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
D
Low Noise − Overshoot and Undershoot  
<10% of V  
CC  
D
ESD Performance Tested Per JESD 22  
− 2000-V Human-Body Model  
(A114-B, Class II)  
− 200-V Machine Model (A115-A)  
− 1000-V Charged-Device Model (C101)  
D
D
I
Supports Partial-Power-Down Mode  
off  
Operation  
Schmitt-Trigger Action Allows Slow Input  
Transition and Better Switching Noise  
Immunity at the Input  
D
ESD Protection Exceeds 5000 V With  
Human-Body Model  
(V  
= 250 mV Typ at 3.3 V)  
hys  
DBV OR DCK PACKAGE  
(TOP VIEW)  
YEP OR YZP PACKAGE  
(BOTTOM VIEW)  
3 4  
2
GND  
B
Y
V
1
2
3
5
4
A
B
GND  
V
Y
CC  
1 5  
A
CC  
description/ordering information  
The AUP family is TI’s premier solution to the industry’s low-power needs in battery-powered portable  
applications. This family ensures a very low static- and dynamic-power consumption across the entire V  
CC  
range of 0.8 V to 3.6 V, resulting in increased battery life (see Figure 1). This product also maintains excellent  
signal integrity (see the very low undershoot and overshoot characteristics shown in Figure 2).  
Static-Power Consumption  
Dynamic-Power Consumption  
(pF)  
Switching Characteristics  
(µA)  
at 25 MHz  
3.5  
3
100%  
100%  
80%  
60%  
80%  
2.5  
2
Input  
Output  
60%  
40%  
3.3-V  
3.3-V  
†  
Logic  
1.5  
1
Logic  
40%  
0.5  
0
20%  
0%  
20%  
0%  
AUP  
AUP  
−0.5  
10  
15 20  
Time − ns  
AUP1G08 data at C = 15 pF  
0
5
25  
35 40 45  
30  
Single, dual, and triple gates  
L
Figure 2. Excellent Signal Integrity  
Y + A B or Y + A ) B  
Figure 1. AUP − The Lowest-Power Family  
This single 2-input positive-AND gate performs the Boolean function  
in positive logic.  
NanoStarand NanoFreepackage technology is a major breakthrough in IC packaging concepts, using the  
die as the package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
NanoStar and NanoFree are trademarks of Texas Instruments.  
ꢓꢢ  
Copyright 2004, Texas Instruments Incorporated  
ꢞ ꢢ ꢟ ꢞꢗ ꢘꢬ ꢚꢙ ꢝ ꢥꢥ ꢣꢝ ꢛ ꢝ ꢜ ꢢ ꢞ ꢢ ꢛ ꢟ ꢧ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74AUP1G08DCKR 替代型号

型号 品牌 替代类型 描述 数据表
SN74AUP1G08DCKTE4 TI

类似代替

LOW-POWER SINGLE 2-INPUT POSITIVE-AND GATE
SN74AUP1G08DCKRE4 TI

类似代替

LOW-POWER SINGLE 2-INPUT POSITIVE-AND GATE
SN74AUP1G08DCKT TI

类似代替

LOW POWER SINGLE 2 INPUT POSITIVE AND GATE

与SN74AUP1G08DCKR相关器件

型号 品牌 获取价格 描述 数据表
SN74AUP1G08DCKRE4 TI

获取价格

LOW-POWER SINGLE 2-INPUT POSITIVE-AND GATE
SN74AUP1G08DCKRG4 TI

获取价格

LOW-POWER SINGLE 2-INPUT POSITIVE-AND GATE
SN74AUP1G08DCKT TI

获取价格

LOW POWER SINGLE 2 INPUT POSITIVE AND GATE
SN74AUP1G08DCKTE4 TI

获取价格

LOW-POWER SINGLE 2-INPUT POSITIVE-AND GATE
SN74AUP1G08DCKTG4 TI

获取价格

LOW-POWER SINGLE 2-INPUT POSITIVE-AND GATE
SN74AUP1G08DPWR TI

获取价格

暂无描述
SN74AUP1G08DRLR TI

获取价格

LOW-POWER SINGLE 2-INPUT POSITIVE-AND GATE
SN74AUP1G08DRLRG4 TI

获取价格

LOW-POWER SINGLE 2-INPUT POSITIVE-AND GATE
SN74AUP1G08DRY2 TI

获取价格

单路 2 输入、0.8V 至 3.6V 低功耗与门 | DRY | 6 | -40 to
SN74AUP1G08DRYR TI

获取价格

LOW-POWER SINGLE 2-INPUT POSITIVE-AND GATE