5秒后页面跳转
SN74AUC34 PDF预览

SN74AUC34

更新时间: 2024-11-16 12:21:47
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
11页 610K
描述
HEX BUFFER GATE

SN74AUC34 数据手册

 浏览型号SN74AUC34的Datasheet PDF文件第2页浏览型号SN74AUC34的Datasheet PDF文件第3页浏览型号SN74AUC34的Datasheet PDF文件第4页浏览型号SN74AUC34的Datasheet PDF文件第5页浏览型号SN74AUC34的Datasheet PDF文件第6页浏览型号SN74AUC34的Datasheet PDF文件第7页 
SN74AUC34  
HEX BUFFER GATE  
www.ti.com  
SCES474AUGUST 2003REVISED OCTOBER 2005  
FEATURES  
RGY PACKAGE  
(TOP VIEW)  
Optimized for 1.8-V Operation and Is 3.6-V I/O  
Tolerant to Support Mixed-Mode Signal  
Operation  
Ioff Supports Partial-Power-Down Mode  
Operation  
1
14  
1Y  
2A  
2Y  
3A  
3Y  
13 6A  
2
3
4
5
6
Sub-1-V Operable  
12  
11  
10  
9
6Y  
5A  
5Y  
4A  
Max tpd of 1.8 ns at 1.8 V  
Low Power Consumption, 10-µA Max ICC  
±8-mA Output Drive at 1.8 V  
7
8
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
– 1000-V Charged-Device Model (C101)  
DESCRIPTION/ORDERING INFORMATION  
This hex buffer gate is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V VCC  
operation.  
The SN74AUC34 performs the Boolean function Y = A.  
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,  
preventing damaging current backflow through the device when it is powered down.  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
ORDERABLE PART NUMBER  
TOP-SIDE MARKING  
MS34  
–40°C to 85°C  
QFN – RGY  
Tape and reel  
SN74AUC34RGYR  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
FUNCTION TABLE  
(EACH GATE)  
INPUT  
A
OUTPUT  
Y
H
L
H
L
LOGIC DIAGRAM, EACH GATE (POSITIVE LOGIC)  
A
Y
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2003–2005, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  

与SN74AUC34相关器件

型号 品牌 获取价格 描述 数据表
SN74AUC34RGYR TI

获取价格

HEX BUFFER GATE
SN74AUC34RGYRG4 TI

获取价格

HEX BUFFER GATE
SN74AUC74 TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN74AUC74_07 TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74AUC74_09 TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74AUC74_10 TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74AUC74RGYR TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN74AUC74RGYRG4 TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74AUCH16244 TI

获取价格

16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74AUCH16244_07 TI

获取价格

16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS