5秒后页面跳转
捷配首页

Datasheet > SN74AUC1G240YEPR
SN74AUC1G240YEPR PDF预览

SN74AUC1G240YEPR

更新时间： 2024-11-02 21:12:35
品牌 Logo 应用领域
德州仪器 - TI 驱动输出元件逻辑集成电路
页数 文件大小 规格书
16页 893K
描述
AUC SERIES, 1-BIT DRIVER, INVERTED OUTPUT, BGA8, DSBGA-8

阅读下载

中文翻译

获取价格

SN74AUC1G240YEPR 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：BGA包装说明：VFBGA, BGA5,2X3,20
针数：8Reach Compliance Code：not_compliant
HTS代码：8542.39.00.01Factory Lead Time：1 week
风险等级：5.47控制类型：ENABLE LOW
系列：AUCJESD-30 代码：R-XBGA-B8
长度：1.9 mm负载电容（CL）：15 pF
逻辑集成电路类型：BUS DRIVER最大I（ol）：0.005 A
位数：1功能数量：1
端口数量：2端子数量：8
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：INVERTED
封装主体材料：UNSPECIFIED封装代码：VFBGA
封装等效代码：BGA5,2X3,20封装形状：RECTANGULAR
封装形式：GRID ARRAY, VERY THIN PROFILE, FINE PITCH包装方法：TAPE AND REEL
峰值回流温度（摄氏度）：NOT SPECIFIED电源：1.2/2.5 V
Prop。Delay @ Nom-Sup：3.3 ns传播延迟（tpd）：3.3 ns
认证状态：Not Qualified座面最大高度：0.5 mm
子类别：Bus Driver/Transceivers最大供电电压 (Vsup)：2.7 V
最小供电电压 (Vsup)：0.8 V标称供电电压 (Vsup)：1.2 V
表面贴装：YES技术：TTL
温度等级：INDUSTRIAL端子形式：BALL
端子节距：0.5 mm端子位置：BOTTOM
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：0.9 mm
Base Number Matches：1

SN74AUC1G240YEPR 数据手册

 浏览型号SN74AUC1G240YEPR的Datasheet PDF文件第2页浏览型号SN74AUC1G240YEPR的Datasheet PDF文件第3页浏览型号SN74AUC1G240YEPR的Datasheet PDF文件第4页浏览型号SN74AUC1G240YEPR的Datasheet PDF文件第5页浏览型号SN74AUC1G240YEPR的Datasheet PDF文件第6页浏览型号SN74AUC1G240YEPR的Datasheet PDF文件第7页 
SN74AUC1G240  
SINGLE BUFFER/DRIVER  
WITH 3-STATE OUTPUT  
www.ti.com  
SCES384I–MARCH 2002–REVISED FEBRUARY 2007  
FEATURES  
•
Available in the Texas Instruments  
NanoFree™ Package  
•
•
•
Low Power Consumption, 10-µA Max ICC  
±8-mA Output Drive at 1.8 V  
•
Optimized for 1.8-V Operation and Is 3.6-V I/O  
Tolerant to Support Mixed-Mode Signal  
Operation  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
•
ESD Protection Exceeds JESD 22  
•
Ioff Supports Partial-Power-Down Mode  
Operation  
–
–
–
2000-V Human-Body Model (A114-A)  
200-V Machine Model (A115-A)  
•
•
Sub-1-V Operable  
1000-V Charged-Device Model (C101)  
Max tpd of 2.5 ns at 1.8 V  
DBV PACKAGE  
(TOP VIEW)  
DCK PACKAGE  
(TOP VIEW)  
YZP PACKAGE  
(BOTTOM VIEW)  
3
2
1
4
Y
VCC  
GND  
A
OE  
A
1
2
3
5
1
2
3
5
OE  
A
VCC  
5
VCC  
OE  
4
GND  
Y
4
Y
GND  
See mechanical drawings for dimensions.  
DESCRIPTION/ORDERING INFORMATION  
This bus buffer gate is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V VCC  
operation.  
The SN74AUC1G240 is a single line driver with a 3-state output. The output is disabled when the output-enable  
(OE) input is high.  
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the  
package.  
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,  
preventing damaging current backflow through the device when it is powered down.  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
ORDERABLE PART NUMBER  
TOP-SIDE MARKING(2)  
NanoFree™ – WCSP (DSBGA)  
0.23-mm Large Bump – YZP (Pb-free)  
SOT (SOT-23) – DBV  
Reel of 3000  
SN74AUC1G240YZPR  
_ _ _UK_  
–40°C to 85°C  
Reel of 3000  
Reel of 3000  
SN74AUC1G240DBVR  
SN74AUC1G240DCKR  
U40_  
UK_  
SOT (SC-70) – DCK  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
(2) DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.  
YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following  
character to designate the assembly/test site.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
NanoFree is a trademark of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2002–2007, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
1234567...16

中文翻译

下载PDF

SN74AUC1G240YEPR 替代型号

型号 品牌 替代类型 描述 数据表
SN74AUC1G240DCKR TI

完全替代

 SINGLE BUFFER/DRIVER WITH 3-STATE OUTPUT
SN74AUC1G240DBVR TI

完全替代

 SINGLE BUFFER/DRIVER WITH 3-STATE OUTPUT
SN74AUC1G240YZPR TI

完全替代

 SINGLE BUFFER/DRIVER WITH 3-STATE OUTPUT

与SN74AUC1G240YEPR相关器件

型号 品牌 获取价格 描述 数据表
SN74AUC1G240YZAR TI

获取价格

 		暂无描述
SN74AUC1G240YZPR TI

获取价格

 		SINGLE BUFFER/DRIVER WITH 3-STATE OUTPUT
SN74AUC1G32 TI

获取价格

 		SINGLE 2-INPUT POSITIVE-OR GATE
SN74AUC1G32_10 TI

获取价格

 		SINGLE 2-INPUT POSITIVE-OR GATE
SN74AUC1G32DBVR TI

获取价格

 		SINGLE 2-INPUT POSITIVE-OR GATE
SN74AUC1G32DBVR ROCHESTER

获取价格

 		AUC SERIES, 2-INPUT OR GATE, PDSO5, GREEN, PLASTIC, SOT-23, 5 PIN
SN74AUC1G32DBVRE4 TI

获取价格

 		SINGLE 2-INPUT POSITIVE-OR GATE
SN74AUC1G32DBVRE4 ROCHESTER

获取价格

 		AUC SERIES, 2-INPUT OR GATE, PDSO5, GREEN, PLASTIC, SOT-23, 5 PIN
SN74AUC1G32DBVRG4 TI

获取价格

 		SINGLE 2-INPUT POSITIVE-OR GATE
SN74AUC1G32DCKR TI

获取价格

 		SINGLE 2-INPUT POSITIVE-OR GATE

与SN74AUC1G240YEPR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证