5秒后页面跳转
捷配首页

Datasheet > SN74AS181ADWRG4
SN74AS181ADWRG4 PDF预览

SN74AS181ADWRG4

更新时间： 2024-11-07 19:34:31
品牌 Logo 应用领域
德州仪器 - TI 光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
20页 509K
描述
AS SERIES, 4-BIT ARITHMETIC LOGIC UNIT, INVERTED OUTPUT, PDSO24, GREEN, PLASTIC, SOIC-24

阅读下载

中文翻译

获取价格

SN74AS181ADWRG4 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：SOIC
包装说明：SOP, SOP24,.4针数：24
Reach Compliance Code：compliantHTS代码：8542.39.00.01
风险等级：5.73其他特性：CAPABLE OF 16 LOGIC & ARITHMETIC OPERATIONS; INTERNAL CARRY AND HIGHER ORDER LOOKAHEAD
系列：ASJESD-30 代码：R-PDSO-G24
长度：15.4 mm负载电容（CL）：15 pF
逻辑集成电路类型：ARITHMETIC LOGIC UNIT位数：4
功能数量：1端子数量：24
最高工作温度：70 °C最低工作温度：
输出特性：3-STATE输出极性：INVERTED
封装主体材料：PLASTIC/EPOXY封装代码：SOP
封装等效代码：SOP24,.4封装形状：RECTANGULAR
封装形式：SMALL OUTLINE峰值回流温度（摄氏度）：NOT SPECIFIED
电源：5 V最大电源电流（ICC）：200 mA
传播延迟（tpd）：21 ns认证状态：Not Qualified
座面最大高度：2.65 mm子类别：Arithmetic Circuits
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：TTL温度等级：COMMERCIAL
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：7.5 mmBase Number Matches：1

SN74AS181ADWRG4 数据手册

 浏览型号SN74AS181ADWRG4的Datasheet PDF文件第2页浏览型号SN74AS181ADWRG4的Datasheet PDF文件第3页浏览型号SN74AS181ADWRG4的Datasheet PDF文件第4页浏览型号SN74AS181ADWRG4的Datasheet PDF文件第5页浏览型号SN74AS181ADWRG4的Datasheet PDF文件第6页浏览型号SN74AS181ADWRG4的Datasheet PDF文件第7页 
SN54AS181B, SN74AS181A  
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS  
SDAS209B – DECEMBER 1982 – REVISED DECEMBER 1994  
SN54AS181B . . . JT OR JW PACKAGE  
SN74AS181A . . . N OR NT PACKAGE  
(TOP VIEW)  
• Full Look Ahead for High-Speed Operations  
on Long Words  
• Arithmetic Operating Modes:  
– Addition  
B0  
A0  
S3  
S2  
S1  
S0  
V
CC  
1
2
3
4
5
6
7
8
9
24  
– Subtraction  
23 A1  
22 B1  
21 A2  
20 B2  
19 A3  
18 B3  
– Shift Operand A One Position  
– Magnitude Comparison  
– Twelve Other Arithmetic Operations  
• Logic Function Modes:  
– Exclusive-OR  
C
n
– Comparator  
– AND, NAND, OR, NOR  
M
F0  
17  
16  
15  
G
C
P
n + 4  
• Package Options Include Plastic  
Small-Outline (N) Packages, Ceramic (FK)  
Chip Carriers, Standard Plastic (NT) and  
Ceramic (JT) 300-mil DIPs, and Ceramic  
(JW) 600-mil DIPs  
F1 10  
F2 11  
14 A = B  
13 F3  
GND 12  
SN54AS181B . . . FK PACKAGE  
(TOP VIEW)  
description  
The SN54AS181B and SN74AS181A arithmetic  
logic units (ALUs)/function generators have a  
complexity of 75 equivalent gates on a monolithic  
chip. These circuits perform 16 binary arithmetic  
operations on two 4-bit words as shown in  
Tables 1 and 2. These operations are selected by  
the four function-select (S0, S1, S2, and S3) lines  
and include addition, subtraction, decrement, and  
straight transfer. When performing arithmetic  
manipulations, the internal carries are enabled by  
applying a low-level voltage to the mode-control  
(M) input. A full carry look-ahead scheme is used  
to generate fast, simultaneous carry by means of  
two cascade (G and P) outputs for the four bits in  
the package.  
4
3
2
1
28 27 26  
25  
S2  
S1  
S0  
NC  
A2  
B2  
A3  
NC  
B3  
G
5
24  
23  
22  
21  
20  
19  
6
7
8
C
9
n
M
F0  
10  
11  
C
n + 4  
12 13 14 15 16 17 18  
NC – No internal connection  
If high speed is not important, a ripple-carry (C ) input and a ripple-carry (C  
) output are available. The  
n
n + 4  
ripple-carry delay is minimized so that arithmetic manipulations for small word lengths can be performed without  
external circuitry.  
The SN54AS181B and SN74AS181A accommodate active-high or active-low data if the pin designations are  
interpreted as follows:  
PIN NUMBER  
2
1
23  
A1  
A1  
22  
B1  
B1  
21  
A2  
A2  
20  
B2  
B2  
19  
A3  
A3  
18  
B3  
B3  
9
10  
F1  
F1  
11  
F2  
F2  
13  
F3  
F3  
7
16  
15  
P
17  
G
Y
Active-low data (Table 1)  
Active-high data (Table 2)  
A0  
A0  
B0  
B0  
F0  
F0  
C
C
C
n
n
n + 4  
n + 4  
C
X
Subtraction is accomplished by 1’s complement addition where the 1’s complement of the subtrahend is  
generated internally. The resultant output is A-B-1, which requires an end-around or forced carry to provide A-B.  
Copyright 1994, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...20

中文翻译

下载PDF

SN74AS181ADWRG4 替代型号

型号 品牌 替代类型 描述 数据表
SN74AS885DW TI

类似代替

 8-BIT MAGNITUDE COMPARATORS
SN74AS280NSR TI

功能相似

 9-BIT PARITY GENERATORS/CHECKERS
SN74AS280N TI

功能相似

 9-BIT PARITY GENERATORS/CHECKERS

与SN74AS181ADWRG4相关器件

型号 品牌 获取价格 描述 数据表
SN74AS181AFN TI

获取价格

 		ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SN74AS181AFN-00 TI

获取价格

 		AS SERIES, 4-BIT ARITHMETIC LOGIC UNIT, PQCC28
SN74AS181AN TI

获取价格

 		ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SN74AS181AN3 TI

获取价格

 		IC,FIXED POINT ALU,AS-TTL,DIP,24PIN,PLASTIC
SN74AS181ANP1 TI

获取价格

 		IC,FIXED POINT ALU,AS-TTL,DIP,24PIN,PLASTIC
SN74AS181ANP3 TI

获取价格

 		IC,FIXED POINT ALU,AS-TTL,DIP,24PIN,PLASTIC
SN74AS181ANT TI

获取价格

 		ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SN74AS181ANT1 TI

获取价格

 		IC,FIXED POINT ALU,AS-TTL,DIP,24PIN,PLASTIC
SN74AS181ANT-10 TI

获取价格

 		AS SERIES, 4-BIT ARITHMETIC LOGIC UNIT, PDIP24
SN74AS181ANT3 TI

获取价格

 		IC,FIXED POINT ALU,AS-TTL,DIP,24PIN,PLASTIC

与SN74AS181ADWRG4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证